JPS55124248A - Leadless package - Google Patents
Leadless packageInfo
- Publication number
- JPS55124248A JPS55124248A JP3246279A JP3246279A JPS55124248A JP S55124248 A JPS55124248 A JP S55124248A JP 3246279 A JP3246279 A JP 3246279A JP 3246279 A JP3246279 A JP 3246279A JP S55124248 A JPS55124248 A JP S55124248A
- Authority
- JP
- Japan
- Prior art keywords
- pads
- layer
- chip
- package
- miniaturize
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
- H01L23/053—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
- H01L23/057—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body the leads being parallel to the base
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/49105—Connecting at different heights
- H01L2224/49109—Connecting at different heights outside the semiconductor or solid-state body
Abstract
PURPOSE:To miniaturize a leadless package by forming IC chip wiring bonding pads stepwise in more than two rows and connecting them to back surface soldering pads aligned in more than two rows using both side conducting through holes. CONSTITUTION:Die attachement metallize 4 and wire bonding pads 5, 5'are stepwisely formed on the first, second and third layers 1, 2 and 3 of a package, soldering pads 6, 6' are formed corresponding to the respective bonding pads, and they are conducted via through holes. The fourth layer 9 for sealing cap is formed on the third layer. Wires are stereoscopically arrayed via fine wires 8 between an IC chip 7 and the pads 5, 5', and the pads 6, 6' are effectively wired on the back surface of the layer 1. Accordingly, even if the number of the pads of the IC chip is increased, it can miniaturize the package area.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3246279A JPS55124248A (en) | 1979-03-20 | 1979-03-20 | Leadless package |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3246279A JPS55124248A (en) | 1979-03-20 | 1979-03-20 | Leadless package |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS55124248A true JPS55124248A (en) | 1980-09-25 |
Family
ID=12359627
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3246279A Pending JPS55124248A (en) | 1979-03-20 | 1979-03-20 | Leadless package |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55124248A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5860562A (en) * | 1981-09-14 | 1983-04-11 | テキサス・インスツルメンツ・インコ−ポレイテツド | Package for high terminal number integrated circuit device |
US4638348A (en) * | 1982-08-10 | 1987-01-20 | Brown David F | Semiconductor chip carrier |
JPS62123744A (en) * | 1985-11-22 | 1987-06-05 | Nec Corp | Semiconductor device |
JPS62229861A (en) * | 1986-01-21 | 1987-10-08 | ユニシス・コ−ポレ−シヨン | Manufacture of integrated circuit package |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS49123271A (en) * | 1973-03-28 | 1974-11-26 | ||
JPS5111168A (en) * | 1974-07-19 | 1976-01-29 | Hitachi Ltd |
-
1979
- 1979-03-20 JP JP3246279A patent/JPS55124248A/en active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS49123271A (en) * | 1973-03-28 | 1974-11-26 | ||
JPS5111168A (en) * | 1974-07-19 | 1976-01-29 | Hitachi Ltd |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5860562A (en) * | 1981-09-14 | 1983-04-11 | テキサス・インスツルメンツ・インコ−ポレイテツド | Package for high terminal number integrated circuit device |
US4638348A (en) * | 1982-08-10 | 1987-01-20 | Brown David F | Semiconductor chip carrier |
JPS62123744A (en) * | 1985-11-22 | 1987-06-05 | Nec Corp | Semiconductor device |
JPS62229861A (en) * | 1986-01-21 | 1987-10-08 | ユニシス・コ−ポレ−シヨン | Manufacture of integrated circuit package |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AU1339797A (en) | Multi-chip device and method of fabrication employing leads over and under processes | |
TW371358B (en) | Semiconductor device | |
EP0890989A4 (en) | Semiconductor device and method for manufacturing thereof | |
KR970018433A (en) | Connection structure for attaching semiconductor device to substrate | |
TW358230B (en) | Semiconductor package | |
KR890001186A (en) | Semiconductor integrated circuit device and manufacturing method thereof | |
GB2307336B (en) | Integrated circuit package and method of fabrication | |
US5243497A (en) | Chip on board assembly | |
EP0736903A3 (en) | Three-dimensional multi-chip module having stacked semiconductor chips and process of fabrication thereof | |
US8258616B1 (en) | Semiconductor dice having a shielded area created under bond wires connecting pairs of bonding pads | |
JPS55124248A (en) | Leadless package | |
JPH08264712A (en) | Semiconductor device | |
JPS6352461A (en) | Semiconductor device | |
JPS5640268A (en) | Semiconductor device | |
JPS5720448A (en) | Semiconductor integrated circuit device | |
TW430911B (en) | BGA type semiconductor device package | |
JPH02105450A (en) | Semiconductor device | |
JPS647628A (en) | Semiconductor device and manufacture thereof | |
JPS57164557A (en) | Integrated circuit device | |
JPS5740945A (en) | Integrated circuit device | |
JPS55148449A (en) | Semiconductor device | |
JPS5778146A (en) | Integrated circuit device | |
JPS57155749A (en) | Chip carrier structure | |
JPS57155750A (en) | Chip carrier structure | |
JPH0387054A (en) | Semiconductor device |