TW430911B - BGA type semiconductor device package - Google Patents
BGA type semiconductor device packageInfo
- Publication number
- TW430911B TW430911B TW088119268A TW88119268A TW430911B TW 430911 B TW430911 B TW 430911B TW 088119268 A TW088119268 A TW 088119268A TW 88119268 A TW88119268 A TW 88119268A TW 430911 B TW430911 B TW 430911B
- Authority
- TW
- Taiwan
- Prior art keywords
- leads
- group
- semiconductor device
- device package
- type semiconductor
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/3201—Structure
- H01L2224/32012—Structure relative to the bonding area, e.g. bond pad
- H01L2224/32014—Structure relative to the bonding area, e.g. bond pad the layer connector being smaller than the bonding area, e.g. bond pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48095—Kinked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/4826—Connecting between the body and an opposite side of the item with respect to the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73215—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01087—Francium [Fr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Abstract
A BGA type semiconductor device package, include a semiconductor chip, a plurality of electrode pads formed on the semiconductor chip, a group of leads, connection wires and a resin mold. The group of leads includes a group of first leads and a group of second leads. Each of the first leads is electrically connected with at least one of the second leads at a lead connecting portion. The first leads are arranged 2-dimensionally and the group of first leads and the group of second leads are arranged 3-dimensionally. The connection wires electrically connects the first leads with the plurality of electrode pads. The resin mold seals the semiconductor chip, the plurality of electrode pads, the group of leads and the connection wires such that the second leads have exposed surface portions for solder balls by concave portions of the resin mold.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10316687A JP2000150572A (en) | 1998-11-06 | 1998-11-06 | Bga-type semiconductor package and manufacture thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
TW430911B true TW430911B (en) | 2001-04-21 |
Family
ID=18079795
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW088119268A TW430911B (en) | 1998-11-06 | 1999-11-03 | BGA type semiconductor device package |
Country Status (4)
Country | Link |
---|---|
JP (1) | JP2000150572A (en) |
KR (1) | KR20000035276A (en) |
CN (1) | CN1253378A (en) |
TW (1) | TW430911B (en) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000232182A (en) | 1998-12-08 | 2000-08-22 | Nec Kyushu Ltd | Semiconductor device of bga structure and its manufacture |
KR100445073B1 (en) | 2001-08-21 | 2004-08-21 | 삼성전자주식회사 | Dual die package |
JP4073308B2 (en) * | 2002-12-20 | 2008-04-09 | 三洋電機株式会社 | Circuit device manufacturing method |
CN100423250C (en) * | 2006-10-17 | 2008-10-01 | 晶方半导体科技(苏州)有限公司 | Double layer lead wire package structure and its producing method |
CN100423249C (en) * | 2006-10-17 | 2008-10-01 | 晶方半导体科技(苏州)有限公司 | 'N' shape electric connectioned wafer stage chip size packaging structure and mfg. method thereof |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59161851A (en) * | 1983-03-07 | 1984-09-12 | Hitachi Tokyo Electronics Co Ltd | Electronic component parts |
US4673967A (en) * | 1985-01-29 | 1987-06-16 | Texas Instruments Incorporated | Surface mounted system for leaded semiconductor devices |
US5677566A (en) * | 1995-05-08 | 1997-10-14 | Micron Technology, Inc. | Semiconductor chip package |
KR0173930B1 (en) * | 1995-11-09 | 1999-02-01 | 김광호 | Ball grid array for lead frame |
JPH09326461A (en) * | 1996-06-04 | 1997-12-16 | Hitachi Cable Ltd | Semiconductor device |
JPH10125849A (en) * | 1996-10-17 | 1998-05-15 | Hitachi Cable Ltd | Loc type semiconductor device |
-
1998
- 1998-11-06 JP JP10316687A patent/JP2000150572A/en active Pending
-
1999
- 1999-10-09 CN CN99121627A patent/CN1253378A/en active Pending
- 1999-11-03 TW TW088119268A patent/TW430911B/en not_active IP Right Cessation
- 1999-11-06 KR KR1019990049068A patent/KR20000035276A/en not_active Application Discontinuation
Also Published As
Publication number | Publication date |
---|---|
KR20000035276A (en) | 2000-06-26 |
JP2000150572A (en) | 2000-05-30 |
CN1253378A (en) | 2000-05-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW358230B (en) | Semiconductor package | |
US6667560B2 (en) | Board on chip ball grid array | |
TW429567B (en) | Stack package and method of fabricating the same | |
TWI264109B (en) | Compact semiconductor device capable of mounting a plurality of semiconductor chips with high density and method of manufacturing the same | |
US6909170B2 (en) | Semiconductor assembly with package using cup-shaped lead-frame | |
TW371358B (en) | Semiconductor device | |
TW349266B (en) | Semiconductor device, method of manufacturing the semiconductor device, and method of manufacturing lead frame | |
TW373280B (en) | Multi-chip module with accessible test pads and test fixture | |
WO1998052217A3 (en) | Method of forming a chip scale package, and a tool used in forming the chip scale package | |
EP0890989A4 (en) | Semiconductor device and method for manufacturing thereof | |
KR970067817A (en) | Semiconductor package and manufacturing method thereof | |
SG88741A1 (en) | Multichip assembly semiconductor | |
TW200503221A (en) | Semiconductor device having a bond pad and method therefor | |
MY125460A (en) | Semiconductor device | |
MY163963A (en) | Semiconductor package having oxidation-free copper wire | |
SG114474A1 (en) | Semiconductor package having increased solder joint strength | |
US6469395B1 (en) | Semiconductor device | |
MY119797A (en) | Resin-molded semiconductor device having a lead on chip structure | |
TW430911B (en) | BGA type semiconductor device package | |
TW354856B (en) | Semiconductor chip package having combined structure of lead-on-chip leads on chip leads and standard normal leads | |
EP1246241A3 (en) | Semiconductor package | |
US5719748A (en) | Semiconductor package with a bridge for chip area connection | |
US20040061222A1 (en) | Window-type ball grid array semiconductor package | |
JPS647645A (en) | Semiconductor device and manufacture thereof | |
MY106858A (en) | Resin sealing type semiconductor device in which a very small semiconductor chip is sealed in package with resin. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GD4A | Issue of patent certificate for granted invention patent | ||
MM4A | Annulment or lapse of patent due to non-payment of fees |