JPS55165657A - Multi-chip package - Google Patents

Multi-chip package

Info

Publication number
JPS55165657A
JPS55165657A JP7337779A JP7337779A JPS55165657A JP S55165657 A JPS55165657 A JP S55165657A JP 7337779 A JP7337779 A JP 7337779A JP 7337779 A JP7337779 A JP 7337779A JP S55165657 A JPS55165657 A JP S55165657A
Authority
JP
Japan
Prior art keywords
heat sink
chips
carriers
circuit board
package
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP7337779A
Other languages
Japanese (ja)
Other versions
JPS625341B2 (en
Inventor
Akihiro Dotani
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CHIYOU LSI GIJUTSU KENKYU KUMIAI
CHO LSI GIJUTSU KENKYU KUMIAI
Original Assignee
CHIYOU LSI GIJUTSU KENKYU KUMIAI
CHO LSI GIJUTSU KENKYU KUMIAI
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CHIYOU LSI GIJUTSU KENKYU KUMIAI, CHO LSI GIJUTSU KENKYU KUMIAI filed Critical CHIYOU LSI GIJUTSU KENKYU KUMIAI
Priority to JP7337779A priority Critical patent/JPS55165657A/en
Publication of JPS55165657A publication Critical patent/JPS55165657A/en
Publication of JPS625341B2 publication Critical patent/JPS625341B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367Cooling facilitated by shape of device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367Cooling facilitated by shape of device
    • H01L23/3677Wire-like or pin-like cooling fins or heat sinks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32153Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate
    • H01L2224/32175Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being metallic
    • H01L2224/32188Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being metallic the layer connector connecting to a bonding area protruding from the surface of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item

Abstract

PURPOSE:To enhance the heat radiating property of a multi-chip package and facilitate the replacement of an IC, by composing the package of a heat sink and a multilayer circuit board, laying a plurality of chip carriers through the board and directly connecting the chips to the heat sink. CONSTITUTION:A multi-chip package is composed of a heat sink 3 and a multilayer circuit board 1 bonded thereon. Electrode wirings, the number of which corresponds to that of IC chips 2 which are mounted on the surface of the board 1, are provided on the surface and protected with an insulating film. Chip carriers 4 are then provided so that they correspond to the wirings and extend into the heat sink 3 through the circuit board 1. The lower ends of the carriers are secured on the heat sink 3 by using grease 8 of high conductivity. The IC chips 2 are secured on the upper ends of the carriers 4. The terminals 6 of the chips are connected to those 7 of the circuit board 1 by wires 5. Since the chips 2 are located on the carriers 4 directly connected to the heat sink 3, the heat radiating property of the package is improved.
JP7337779A 1979-06-11 1979-06-11 Multi-chip package Granted JPS55165657A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7337779A JPS55165657A (en) 1979-06-11 1979-06-11 Multi-chip package

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7337779A JPS55165657A (en) 1979-06-11 1979-06-11 Multi-chip package

Publications (2)

Publication Number Publication Date
JPS55165657A true JPS55165657A (en) 1980-12-24
JPS625341B2 JPS625341B2 (en) 1987-02-04

Family

ID=13516424

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7337779A Granted JPS55165657A (en) 1979-06-11 1979-06-11 Multi-chip package

Country Status (1)

Country Link
JP (1) JPS55165657A (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5947746A (en) * 1982-09-10 1984-03-17 Mitsubishi Electric Corp Hybrid integrated circuit device
US6023413A (en) * 1997-02-03 2000-02-08 Nec Corporation Cooling structure for multi-chip module
EP1407641A2 (en) * 2001-06-28 2004-04-14 Conexant Systems, Inc. Structure and method for fabrication of a leadless multi-die carrier
JP2009170493A (en) * 2008-01-11 2009-07-30 Hitachi Kokusai Electric Inc Wiring board
WO2015025447A1 (en) * 2013-08-23 2015-02-26 富士電機株式会社 Semiconductor devices
JP2020190436A (en) * 2019-05-20 2020-11-26 三菱電機株式会社 Electronic device electrical characteristics evaluation jig

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5381957A (en) * 1976-12-27 1978-07-19 Fujitsu Ltd Multilyer ceramic board with heat sink
JPS5384169A (en) * 1976-12-30 1978-07-25 Fujitsu Ltd Pattern inspecting device
JPS546573A (en) * 1977-06-16 1979-01-18 Seiko Epson Corp Electronic wristwatch

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5381957A (en) * 1976-12-27 1978-07-19 Fujitsu Ltd Multilyer ceramic board with heat sink
JPS5384169A (en) * 1976-12-30 1978-07-25 Fujitsu Ltd Pattern inspecting device
JPS546573A (en) * 1977-06-16 1979-01-18 Seiko Epson Corp Electronic wristwatch

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5947746A (en) * 1982-09-10 1984-03-17 Mitsubishi Electric Corp Hybrid integrated circuit device
US6023413A (en) * 1997-02-03 2000-02-08 Nec Corporation Cooling structure for multi-chip module
EP1407641A2 (en) * 2001-06-28 2004-04-14 Conexant Systems, Inc. Structure and method for fabrication of a leadless multi-die carrier
EP1407641A4 (en) * 2001-06-28 2010-05-12 Skyworks Solutions Inc Structure and method for fabrication of a leadless multi-die carrier
JP2009170493A (en) * 2008-01-11 2009-07-30 Hitachi Kokusai Electric Inc Wiring board
WO2015025447A1 (en) * 2013-08-23 2015-02-26 富士電機株式会社 Semiconductor devices
JPWO2015025447A1 (en) * 2013-08-23 2017-03-02 富士電機株式会社 Semiconductor device
US9842786B2 (en) 2013-08-23 2017-12-12 Fuji Electric Co., Ltd. Semiconductor device
JP2020190436A (en) * 2019-05-20 2020-11-26 三菱電機株式会社 Electronic device electrical characteristics evaluation jig

Also Published As

Publication number Publication date
JPS625341B2 (en) 1987-02-04

Similar Documents

Publication Publication Date Title
US5646828A (en) Thin packaging of multi-chip modules with enhanced thermal/power management
JPS5731166A (en) Semiconductor device
TW358230B (en) Semiconductor package
JPS63211660A (en) Package with large number of terminals for integrated circuit
JPS55121670A (en) Chip package for vertical semiconductor integrated circuit
JPS5612760A (en) Multi chip lsi package
MY137608A (en) Structure of a thermally and electrically enhanced plastic pin grid array (ppga) package for high performance devices with wire bond interconnect
JPS5553446A (en) Container of electronic component
JPS55165657A (en) Multi-chip package
JPS5655067A (en) Semiconductor integrated circuit device
JPS57126154A (en) Lsi package
JPS57166051A (en) Semiconductor device
KR960035997A (en) Semiconductor package and manufacturing method
JPS5645039A (en) Optical head
JPS5561046A (en) Packaging device for semiconductor integrated circuit
JPS57204154A (en) Structure of chip carrier
JPS5561041A (en) Packaging device for semiconductor integrated circuit
JPS647628A (en) Semiconductor device and manufacture thereof
JPS5559746A (en) Semiconductor device and its mounting circuit device
JPS6435943A (en) Hybrid integrated circuit device
JPS5720440A (en) Semiconductor device
JPS53110371A (en) Ceramic package type semiconductor device
JPS5561044A (en) Packaging device for semiconductor integrated circuit
JPS5561045A (en) Packaging device for semiconductor integrated circuit
JPS56142659A (en) Semiconductor device