JPS57138167A - Manufacture of semiconductor device - Google Patents
Manufacture of semiconductor deviceInfo
- Publication number
- JPS57138167A JPS57138167A JP56024028A JP2402881A JPS57138167A JP S57138167 A JPS57138167 A JP S57138167A JP 56024028 A JP56024028 A JP 56024028A JP 2402881 A JP2402881 A JP 2402881A JP S57138167 A JPS57138167 A JP S57138167A
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor device
- pattern
- substrate
- copper foils
- whereon
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
- H05K3/022—Processes for manufacturing precursors of printed circuits, i.e. copper-clad substrates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/40—Leadframes
- H10W70/451—Multilayered leadframes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/40—Leadframes
- H10W70/453—Leadframes comprising flexible metallic tapes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/01—Manufacture or treatment
- H10W72/0198—Manufacture or treatment batch processes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/075—Connecting or disconnecting of bond wires
- H10W72/07541—Controlling the environment, e.g. atmosphere composition or temperature
- H10W72/07551—Controlling the environment, e.g. atmosphere composition or temperature characterised by changes in properties of the bond wires during the connecting
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/541—Dispositions of bond wires
- H10W72/5449—Dispositions of bond wires not being orthogonal to a side surface of the chip, e.g. fan-out arrangements
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
- H10W90/756—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked lead frame, conducting package substrate or heat sink
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Wire Bonding (AREA)
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56024028A JPS57138167A (en) | 1981-02-19 | 1981-02-19 | Manufacture of semiconductor device |
| GB8200313A GB2093401B (en) | 1981-01-17 | 1982-01-06 | Composite film |
| DE3201133A DE3201133A1 (de) | 1981-01-17 | 1982-01-15 | Verbundschichtanordnung, insbesondere zur verwendung in einer halbleiteranordnung sowie verfahren zu deren herstellung |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56024028A JPS57138167A (en) | 1981-02-19 | 1981-02-19 | Manufacture of semiconductor device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57138167A true JPS57138167A (en) | 1982-08-26 |
| JPS6220694B2 JPS6220694B2 (enExample) | 1987-05-08 |
Family
ID=12127060
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56024028A Granted JPS57138167A (en) | 1981-01-17 | 1981-02-19 | Manufacture of semiconductor device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS57138167A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2011122232A1 (ja) * | 2010-03-30 | 2011-10-06 | 東レ株式会社 | 金属支持フレキシブル基板ならびにそれを用いたテープオートメーテッドボンディング用金属支持キャリアテープ、led実装用金属支持フレキシブル回路基板および回路形成用銅箔積層済み金属支持フレキシブル回路基板 |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02100693U (enExample) * | 1989-01-24 | 1990-08-10 |
-
1981
- 1981-02-19 JP JP56024028A patent/JPS57138167A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2011122232A1 (ja) * | 2010-03-30 | 2011-10-06 | 東レ株式会社 | 金属支持フレキシブル基板ならびにそれを用いたテープオートメーテッドボンディング用金属支持キャリアテープ、led実装用金属支持フレキシブル回路基板および回路形成用銅箔積層済み金属支持フレキシブル回路基板 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6220694B2 (enExample) | 1987-05-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE2967245D1 (en) | Substrate for flexible printed circuits and method of fabricating the same, and film | |
| AT377966B (de) | Mehrschichtiges, gesintertes glaskeramiksubstrat mit aus gold, silber oder kupfer bestehenden leitungsmustern und verfahren zu dessen herstellung | |
| ATE61707T1 (de) | Vorrichtung zur herstellung von ''geschriebenen'' leiterplatten und leiterplatten-modifikationen. | |
| DE3860511D1 (de) | Verfahren zur herstellung von leiterplatten. | |
| SE8101360L (sv) | Forfarande for framstellning av tryckta ledarplattor med perforeringar, vars veggar er metalliserade | |
| ES2003544A6 (es) | Un metodo para formar al menos un agujero de tamano predeterminado en un sustrato de poliimida | |
| DE3469608D1 (en) | Photosensitive polyamic acid derivative, method of manufacturing polyimide pattern on a substrate, and semiconductor device comprising a polyimide pattern obtained by using the said method | |
| JPS57138167A (en) | Manufacture of semiconductor device | |
| BR8904662A (pt) | Processo para a fabricacao de circuito eletronico flexivel aperfeicoado,pela aplicacao,como um adesivo de laminacao,de uma dispersao aquosa de um polimero de latex insoluvel em agua,especialmente modificado | |
| IT1143723B (it) | Processo per il rivestimento di substrati a carattere laminare con polimero termoplastico | |
| ATE87126T1 (de) | Verfahren, das eine elastische folie benutzt zum herstellen einer integrierten schaltungspackung mit kontaktflecken in einer abgestuften grube. | |
| JPS57120361A (en) | Structure of film substrate | |
| JPS56150845A (en) | Structure of resistor for compound integrated circuit | |
| IE801669L (en) | Manufacture of printed circuits | |
| JPS54147780A (en) | Carrier tape | |
| SE8505725L (sv) | Invarfolie | |
| JPS5742157A (en) | Formation of pattern for circuit substrate | |
| JPS57141947A (en) | Manufacture of semiconductor device | |
| JPS55123138A (en) | Manufacture of packaged unit | |
| JPS5669850A (en) | Method for sealing semiconductor device | |
| JPS5760640A (en) | Manufacture of compound shadow mask | |
| JPS5792829A (en) | Forming method for electrode | |
| JPS5530859A (en) | Method of making carrier tape for ic | |
| JPS5687317A (en) | Manufacture of semiconductor device | |
| JPS5310462A (en) | Method of manufacturing noble metal-plated watch case |