JPS57130475A - Semiconductor memory storage and its manufacture - Google Patents

Semiconductor memory storage and its manufacture

Info

Publication number
JPS57130475A
JPS57130475A JP1708281A JP1708281A JPS57130475A JP S57130475 A JPS57130475 A JP S57130475A JP 1708281 A JP1708281 A JP 1708281A JP 1708281 A JP1708281 A JP 1708281A JP S57130475 A JPS57130475 A JP S57130475A
Authority
JP
Japan
Prior art keywords
poly
substrate
impurity
shaped
reproducibility
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1708281A
Other languages
Japanese (ja)
Inventor
Masashi Omori
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP1708281A priority Critical patent/JPS57130475A/en
Publication of JPS57130475A publication Critical patent/JPS57130475A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/788Field effect transistors with field effect produced by an insulated gate with floating gate
    • H01L29/7881Programmable transistors with only two possible levels of programmation

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Non-Volatile Memory (AREA)

Abstract

PURPOSE:To improve the reproducibility of the efficiency of writing and the characteristics of an EPROM by laminating and forming a floating gate and a control gate, introducing an impurity having the same conduction type as a substrate to a channel region from the end sections of the both gates and shaping source and drain regions. CONSTITUTION:A thin thermal oxide film 3, the poly Si floating gate 6, a thin thermal oxide film 4 of the surface of the poly Si 6 and the poly Si control gate 5 are laminated and formed to a region isolated by thick SiO2 on the substrate 1. The impurity layers 11, 12 having the same type as the substrate are shaped at high concentration from the opening sections of the source and drain regions in forms that are driven from the end sections of gate structure by approximately 0.5mum, and source and drain diffusion layers 7, 8 are molded. A metallic electrode and wiring 10 are connected and shaped through layer films 9, and a memory cell is formed. Accordingly, a drain electric field is concentrated, while hot electrons can be generated effectively and the efficiency of writing can be improved. The reproducibility of characteristics can be ameliorated because the distribution of the impurity of a strong field region can be shaped in excellent reproducibility through double diffusion.
JP1708281A 1981-02-06 1981-02-06 Semiconductor memory storage and its manufacture Pending JPS57130475A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1708281A JPS57130475A (en) 1981-02-06 1981-02-06 Semiconductor memory storage and its manufacture

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1708281A JPS57130475A (en) 1981-02-06 1981-02-06 Semiconductor memory storage and its manufacture

Publications (1)

Publication Number Publication Date
JPS57130475A true JPS57130475A (en) 1982-08-12

Family

ID=11934048

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1708281A Pending JPS57130475A (en) 1981-02-06 1981-02-06 Semiconductor memory storage and its manufacture

Country Status (1)

Country Link
JP (1) JPS57130475A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5147811A (en) * 1990-03-13 1992-09-15 Kabushiki Kaisha Toshiba Method of manufacturing semiconductor device by controlling the profile of the density of p-type impurities in the source/drain regions

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5419372A (en) * 1977-07-14 1979-02-14 Nec Corp Production of semiconductor memory

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5419372A (en) * 1977-07-14 1979-02-14 Nec Corp Production of semiconductor memory

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5147811A (en) * 1990-03-13 1992-09-15 Kabushiki Kaisha Toshiba Method of manufacturing semiconductor device by controlling the profile of the density of p-type impurities in the source/drain regions

Similar Documents

Publication Publication Date Title
JPS6436077A (en) Semiconductor device
JPS55133574A (en) Insulated gate field effect transistor
KR970008500A (en) Polycrystalline Silicon Thin Film Transistor and Manufacturing Method Thereof
JPS5713772A (en) Semiconductor device and manufacture thereof
JPS55151363A (en) Mos semiconductor device and fabricating method of the same
JPS57130475A (en) Semiconductor memory storage and its manufacture
JPS5649570A (en) Semiconductor memory and its manufacturing process
JPS54156483A (en) Non-volatile semiconductor memory device
JPS56157024A (en) Manufacture of semiconductor device
JPS57141965A (en) Insulated gate type field effect transistor
JPS5587481A (en) Mis type semiconductor device
JPS5649554A (en) Manufacture of semiconductor memory
JPS5742169A (en) Production of semiconductor device
JPS6489372A (en) Semiconductor device
JPS54114984A (en) Semiconductor device
JPS55107229A (en) Method of manufacturing semiconductor device
JPS54107270A (en) Semiconductor device and its production
JPS6461059A (en) Semiconductor device
JPS57130469A (en) Mis type semiconductor device
JPS56112756A (en) Manufacture of complementary insulating gate field effect semiconductor device
AU5330190A (en) Fermi threshold field effect transistor
JPS5522885A (en) Insulation gate type field effect semiconductor device
JPS57107076A (en) Non-volatile semiconductor memory unit
JPS56140664A (en) Semiconductor device and manufacture
JPS55102274A (en) Insulated gate field effect transistor