JPS54107270A - Semiconductor device and its production - Google Patents
Semiconductor device and its productionInfo
- Publication number
- JPS54107270A JPS54107270A JP1423278A JP1423278A JPS54107270A JP S54107270 A JPS54107270 A JP S54107270A JP 1423278 A JP1423278 A JP 1423278A JP 1423278 A JP1423278 A JP 1423278A JP S54107270 A JPS54107270 A JP S54107270A
- Authority
- JP
- Japan
- Prior art keywords
- type
- layer
- production
- semiconductor device
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Abstract
PURPOSE:To obtain a semiconductor element which has a good characteristic with a small leak current and is integrated at a high density, for example, a N channel- type Si gate MOSFET with the good rate of indefectible elements. CONSTITUTION:Oxide Si layer 202, gate insulating layer 203, gate electrode 204 and wiring layer 205 are formed on the surface of p-type Si substance 201. Next, arsenic is ion-injected to form source and drain diffusion layers 206 and 207. Next, windows 208 and 209 are formed, and phosphorus is diffused in a high temperature, thereby forming N-type diffusion regions 210 and 211.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1423278A JPS54107270A (en) | 1978-02-10 | 1978-02-10 | Semiconductor device and its production |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1423278A JPS54107270A (en) | 1978-02-10 | 1978-02-10 | Semiconductor device and its production |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS54107270A true JPS54107270A (en) | 1979-08-22 |
JPS6238869B2 JPS6238869B2 (en) | 1987-08-20 |
Family
ID=11855317
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1423278A Granted JPS54107270A (en) | 1978-02-10 | 1978-02-10 | Semiconductor device and its production |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS54107270A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5793114A (en) * | 1993-12-17 | 1998-08-11 | Sgs-Thomson Microelectronics, Inc. | Self-aligned method for forming contact with zero offset to gate |
US6107194A (en) * | 1993-12-17 | 2000-08-22 | Stmicroelectronics, Inc. | Method of fabricating an integrated circuit |
US6284584B1 (en) | 1993-12-17 | 2001-09-04 | Stmicroelectronics, Inc. | Method of masking for periphery salicidation of active regions |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63149877U (en) * | 1987-03-20 | 1988-10-03 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS50106588A (en) * | 1974-01-29 | 1975-08-22 |
-
1978
- 1978-02-10 JP JP1423278A patent/JPS54107270A/en active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS50106588A (en) * | 1974-01-29 | 1975-08-22 |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5793114A (en) * | 1993-12-17 | 1998-08-11 | Sgs-Thomson Microelectronics, Inc. | Self-aligned method for forming contact with zero offset to gate |
US6107194A (en) * | 1993-12-17 | 2000-08-22 | Stmicroelectronics, Inc. | Method of fabricating an integrated circuit |
US6284584B1 (en) | 1993-12-17 | 2001-09-04 | Stmicroelectronics, Inc. | Method of masking for periphery salicidation of active regions |
Also Published As
Publication number | Publication date |
---|---|
JPS6238869B2 (en) | 1987-08-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3440503A (en) | Integrated complementary mos-type transistor structure and method of making same | |
JPS54107270A (en) | Semiconductor device and its production | |
JPS5623781A (en) | Semiconductor device | |
JPS5691470A (en) | Semiconductor | |
JPS5727069A (en) | Mos type simiconductor device | |
JPS56125875A (en) | Semiconductor integrated circuit device | |
JPS57169267A (en) | Semiconductor device and manufacture thereof | |
JPS5771164A (en) | Semiconductor device | |
JPS5588378A (en) | Semiconductor device | |
JPS5721865A (en) | Manufacture of semiconductor device | |
JPS568849A (en) | Manufacture of semiconductor integrated circuit | |
JPS56112756A (en) | Manufacture of complementary insulating gate field effect semiconductor device | |
JPS6476768A (en) | Semiconductor device and manufacture thereof | |
JPS5546584A (en) | Complementary insulated gate field effect semiconductor device and method of fabricating the same | |
JPS5538082A (en) | Formation for buried layer of semiconductor device | |
JPS55166966A (en) | Semiconductor device | |
JPS55163878A (en) | Insulated gate type field effect transistor | |
JPS56133869A (en) | Mos type semiconductor device and manufacture thereof | |
JPS5513967A (en) | Semiconductor integrated circuit device | |
JPS5753958A (en) | Semiconductor device | |
JPS54146976A (en) | Junction type field effect transistor and its production | |
JPS55160456A (en) | Semiconductor device | |
JPS5740973A (en) | Inverter circuit and manufacture therefor | |
JPS57143855A (en) | Semiconductor integrated circuit device | |
JPS551179A (en) | Complementary mis integrated circuit apparatus |