JPS57120360A - Lead structure - Google Patents
Lead structureInfo
- Publication number
- JPS57120360A JPS57120360A JP56006863A JP686381A JPS57120360A JP S57120360 A JPS57120360 A JP S57120360A JP 56006863 A JP56006863 A JP 56006863A JP 686381 A JP686381 A JP 686381A JP S57120360 A JPS57120360 A JP S57120360A
- Authority
- JP
- Japan
- Prior art keywords
- pads
- connection pads
- leads
- external connection
- row
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000009413 insulation Methods 0.000 abstract 2
- 239000000758 substrate Substances 0.000 abstract 2
- 238000000034 method Methods 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49861—Lead-frames fixed on or encapsulated in insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/50—Tape automated bonding [TAB] connectors, i.e. film carriers; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56006863A JPS57120360A (en) | 1981-01-19 | 1981-01-19 | Lead structure |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56006863A JPS57120360A (en) | 1981-01-19 | 1981-01-19 | Lead structure |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57120360A true JPS57120360A (en) | 1982-07-27 |
JPS629223B2 JPS629223B2 (enrdf_load_stackoverflow) | 1987-02-27 |
Family
ID=11650074
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56006863A Granted JPS57120360A (en) | 1981-01-19 | 1981-01-19 | Lead structure |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57120360A (enrdf_load_stackoverflow) |
-
1981
- 1981-01-19 JP JP56006863A patent/JPS57120360A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS629223B2 (enrdf_load_stackoverflow) | 1987-02-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
IE821757L (en) | Packages for enclosing semiconductor elements | |
EP0378209A3 (en) | Hybrid resin-sealed semiconductor device | |
UST100501I4 (en) | Integrated circuit layout utilizing separated active circuit and wiring regions | |
JPS57199228A (en) | Wire bonding pad device | |
IE802038L (en) | Integrated circuit package | |
JPS57120360A (en) | Lead structure | |
JPS6477153A (en) | Power module | |
JPS6471165A (en) | Resin capsule sealed multi-chip modular circuit | |
JPS556868A (en) | Semiconductor device | |
JPS5561041A (en) | Packaging device for semiconductor integrated circuit | |
JPS57201050A (en) | Multilayer wiring structure | |
JPS5717146A (en) | Wiring for semiconductor element | |
JPS5710951A (en) | Semiconductor device | |
JPS5648161A (en) | Lead frame for semiconductor device | |
JPS53108372A (en) | Substrate for wireless bonding | |
JPS5335472A (en) | Production of semiconductor unit | |
JPS5615052A (en) | Semiconductor device with multilayer wiring | |
JPS55130145A (en) | Semiconductor integrated circuit device | |
JPS6481338A (en) | Method of laying out semiconductor logic integrated circuit | |
JPS5680066A (en) | Multistylus electrode connecting substrate | |
JPS6436123A (en) | A/d converter | |
JPS57126156A (en) | Lsi substrate | |
JPS5598840A (en) | Electroconductive structure for semiconductor device | |
JPS6412552A (en) | Wiring structure of semiconductor device | |
JPS6428855A (en) | Package for semiconductor device |