JPS57106218A - Cmos type dff circuit - Google Patents
Cmos type dff circuitInfo
- Publication number
- JPS57106218A JPS57106218A JP55182290A JP18229080A JPS57106218A JP S57106218 A JPS57106218 A JP S57106218A JP 55182290 A JP55182290 A JP 55182290A JP 18229080 A JP18229080 A JP 18229080A JP S57106218 A JPS57106218 A JP S57106218A
- Authority
- JP
- Japan
- Prior art keywords
- gate
- gates
- trs
- clocks
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/037—Bistable circuits
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55182290A JPS57106218A (en) | 1980-12-23 | 1980-12-23 | Cmos type dff circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55182290A JPS57106218A (en) | 1980-12-23 | 1980-12-23 | Cmos type dff circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57106218A true JPS57106218A (en) | 1982-07-02 |
JPH0311125B2 JPH0311125B2 (enrdf_load_stackoverflow) | 1991-02-15 |
Family
ID=16115689
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55182290A Granted JPS57106218A (en) | 1980-12-23 | 1980-12-23 | Cmos type dff circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57106218A (enrdf_load_stackoverflow) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6189715A (ja) * | 1984-10-01 | 1986-05-07 | フィリップス エレクトロニクス ネムローゼ フェンノートシャップ | 電子フリツプフロツプ回路 |
JPS6424504A (en) * | 1987-07-20 | 1989-01-26 | Sharp Kk | Logic circuit device |
JPH0282711A (ja) * | 1988-09-19 | 1990-03-23 | Fujitsu Ltd | トランスミッションゲート型フリップフロップ |
JPH0736508B2 (ja) * | 1983-01-25 | 1995-04-19 | スト−リツジ・テクノロジ−・パ−トナ−ズ | 論理回路 |
JP2008219785A (ja) * | 2007-03-07 | 2008-09-18 | Sanyo Electric Co Ltd | 半導体集積回路 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5579524A (en) * | 1978-12-13 | 1980-06-16 | Fujitsu Ltd | Flip-flop circuit |
JPS55129772A (en) * | 1979-01-23 | 1980-10-07 | Koenemann Bernd | Logic block for integrated digital circuit |
-
1980
- 1980-12-23 JP JP55182290A patent/JPS57106218A/ja active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5579524A (en) * | 1978-12-13 | 1980-06-16 | Fujitsu Ltd | Flip-flop circuit |
JPS55129772A (en) * | 1979-01-23 | 1980-10-07 | Koenemann Bernd | Logic block for integrated digital circuit |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0736508B2 (ja) * | 1983-01-25 | 1995-04-19 | スト−リツジ・テクノロジ−・パ−トナ−ズ | 論理回路 |
JPS6189715A (ja) * | 1984-10-01 | 1986-05-07 | フィリップス エレクトロニクス ネムローゼ フェンノートシャップ | 電子フリツプフロツプ回路 |
JPS6424504A (en) * | 1987-07-20 | 1989-01-26 | Sharp Kk | Logic circuit device |
JPH0282711A (ja) * | 1988-09-19 | 1990-03-23 | Fujitsu Ltd | トランスミッションゲート型フリップフロップ |
JP2008219785A (ja) * | 2007-03-07 | 2008-09-18 | Sanyo Electric Co Ltd | 半導体集積回路 |
Also Published As
Publication number | Publication date |
---|---|
JPH0311125B2 (enrdf_load_stackoverflow) | 1991-02-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5483341A (en) | Digital integrated circuit | |
JPS6022767B2 (ja) | 2進乗算器細胞回路 | |
GB1481566A (en) | Logic circuit arrangement using a plurality of complementary igfeths | |
JPS57106218A (en) | Cmos type dff circuit | |
DE69226401D1 (de) | Ausführung der IEEE 1149.1-Schnittstellenarchitektur | |
JPS5470736A (en) | Decoder circuit | |
CH625671GA3 (en) | Electronic frequency converter and timepiece equipped with this converter | |
JPS56162517A (en) | Current miller circuit | |
JPS5621419A (en) | Logical operation circuit | |
JPS56147236A (en) | Adding circuit | |
JPS57106229A (en) | Cmos multiinput storage circuit | |
JPS5636219A (en) | Dynamic type d flip-flop circuit | |
JPS5636220A (en) | Static type d flip-flop circuit | |
JPS5432956A (en) | Input circuit | |
JPS6442720A (en) | Clock generating circuit | |
JPS55137751A (en) | Transmission data reproducing circuit | |
JPS5698030A (en) | Odd dividing circuit | |
JPS5597092A (en) | Electronic circuit | |
JPS56147235A (en) | Carry signal generating circuit | |
JPS539457A (en) | Complementary mos lsi circuit | |
JPS5360555A (en) | Mos-type integrated circuit device | |
JPS57106238A (en) | Semiconductor logical integrated circuit device | |
JPS5631211A (en) | Differential amplifier | |
JPS51136274A (en) | Gate circuit | |
JPS5620327A (en) | Latch circuit |