JPS5690356A - Information processing unit - Google Patents
Information processing unitInfo
- Publication number
- JPS5690356A JPS5690356A JP16775479A JP16775479A JPS5690356A JP S5690356 A JPS5690356 A JP S5690356A JP 16775479 A JP16775479 A JP 16775479A JP 16775479 A JP16775479 A JP 16775479A JP S5690356 A JPS5690356 A JP S5690356A
- Authority
- JP
- Japan
- Prior art keywords
- data
- memory
- register
- bits
- main memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE: To easily realize the memory boundary control by means of a simple constitution, by selectively addressing two memory banks of the main memory so that it can be controlled to write a data.
CONSTITUTION: When a write data is transferred from the 1 chip CPU101, the memory data register 204 or 206 is selected in accordance with the value of the lower rank bit of the memory address register 206. This selected is sent to the main memory side through the C-bus 103 and the memory data line MDL. In the main memory side, the data is written by N bits each to the first or second memory bank of the main memory in accordance with the lower rank bit of the register 206. Also, in case of read designation, the first and second memory banks are read out and controlled at the same time, and a read data of 2N bits each is read out to the line MDL. As for this data, the data of the high rank N bits, and that of the lower rank N bits are stored through the bus 103 in the register 204 and the register 205, respectively.
COPYRIGHT: (C)1981,JPO&Japio
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16775479A JPS5690356A (en) | 1979-12-24 | 1979-12-24 | Information processing unit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16775479A JPS5690356A (en) | 1979-12-24 | 1979-12-24 | Information processing unit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5690356A true JPS5690356A (en) | 1981-07-22 |
Family
ID=15855471
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP16775479A Pending JPS5690356A (en) | 1979-12-24 | 1979-12-24 | Information processing unit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5690356A (en) |
-
1979
- 1979-12-24 JP JP16775479A patent/JPS5690356A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5652454A (en) | Input/output control method of variable word length memory | |
| WO1996025720A3 (en) | Integrated circuit | |
| EP0495217A3 (en) | Sequential memory | |
| ES8201343A1 (en) | Buffer memory control system. | |
| JPS57121746A (en) | Information processing device | |
| GB1188290A (en) | Improvements in or relating to Information Retrieval Systems | |
| JPS55134442A (en) | Data transfer unit | |
| JPS5690356A (en) | Information processing unit | |
| JPS55105760A (en) | Memory control unit | |
| JPS56156978A (en) | Memory control system | |
| JPS56110131A (en) | Data transfer system of independent completion type microprocessor | |
| GB2111262A (en) | Digital data storage apparatus | |
| JPS6459296A (en) | Data converter | |
| JPS5616982A (en) | Buffer memory control system | |
| JPS5758280A (en) | Method for making memory address | |
| JPS55134463A (en) | Multiprocessor | |
| JPS63129438A (en) | Memory controller | |
| JPS54102938A (en) | Pattern generator for logic circuit test | |
| JPS57176464A (en) | Data transfer system | |
| JPS5622292A (en) | Memory element | |
| JPS56163594A (en) | Memory control device | |
| JPS5562580A (en) | Buffer memory unit | |
| JPS6423488A (en) | Memory | |
| JPS5769593A (en) | Write-in device of read only memory | |
| JPS5473527A (en) | Buffer memory control system |