JPS5683817A - Head load system for floppy disc - Google Patents
Head load system for floppy discInfo
- Publication number
- JPS5683817A JPS5683817A JP16035779A JP16035779A JPS5683817A JP S5683817 A JPS5683817 A JP S5683817A JP 16035779 A JP16035779 A JP 16035779A JP 16035779 A JP16035779 A JP 16035779A JP S5683817 A JPS5683817 A JP S5683817A
- Authority
- JP
- Japan
- Prior art keywords
- load signal
- command
- outputting
- head
- floppy disc
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B19/00—Driving, starting, stopping record carriers not specifically of filamentary or web form, or of supports therefor; Control thereof; Control of operating function ; Driving both disc and head
- G11B19/02—Control of operating function, e.g. switching from recording to reproducing
Landscapes
- Signal Processing For Digital Recording And Reproducing (AREA)
Abstract
PURPOSE:To shorten the access time, by outputting the head load signal to the FF from the floppy disc controller (FDC) on a basis of the read/write (RW) command and by outputting the direct head load signal to FDC by the next RW command to stop outputting of the head load signal. CONSTITUTION:When the read/write (RW) command is output from the CPU, floppy disc controller (FDC)1 outputs the head signal to set FF2. At this time, the first RW is executed. Next, when the second and following RW commands are issued in the same track, the output from the FF and the RW command are input to gate 3, and gate 3 outputs the direct load signal to FDC1. At this time, FDC1 does not output the head load signal, but FF2 continues outputting the load signal; and when this outputting is terminated, FF2 is reset by the head unload command. As a result, the access time is shortened to improve performance as the whole.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16035779A JPS5683817A (en) | 1979-12-12 | 1979-12-12 | Head load system for floppy disc |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16035779A JPS5683817A (en) | 1979-12-12 | 1979-12-12 | Head load system for floppy disc |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5683817A true JPS5683817A (en) | 1981-07-08 |
Family
ID=15713219
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16035779A Pending JPS5683817A (en) | 1979-12-12 | 1979-12-12 | Head load system for floppy disc |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5683817A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05340678A (en) * | 1992-06-08 | 1993-12-21 | Ngk Insulators Ltd | Spalling-resistant shelf-plate |
-
1979
- 1979-12-12 JP JP16035779A patent/JPS5683817A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05340678A (en) * | 1992-06-08 | 1993-12-21 | Ngk Insulators Ltd | Spalling-resistant shelf-plate |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1320272A (en) | Process cont'ol system | |
EP0037935A3 (en) | Sequence control circuit for a computer | |
JPS5683817A (en) | Head load system for floppy disc | |
JPS55123749A (en) | Double recording system of magnetic disc | |
JPS5510614A (en) | Controller | |
JPS563496A (en) | Memory control circuit | |
JPH0624908Y2 (en) | Data transfer control device | |
JPS5477113A (en) | Magnetic head control device | |
JPS5654678A (en) | Memory control system | |
JPS5792409A (en) | Magnetic tape storage device | |
JPS5759222A (en) | Dma data transfer system | |
JPS5744207A (en) | Floppy disk device | |
JPS5714925A (en) | Initializing system | |
JPS5696336A (en) | Processing system for multilayer level microprogram | |
JPS53126823A (en) | Writing system for refresh memory | |
JPS5671105A (en) | Shift register type programmable controller with memory | |
JPS5566042A (en) | Memory control circuit | |
JPS54154235A (en) | Data process system containing peripheral unit adaptor | |
JPS569826A (en) | Channel controller | |
JPS56149626A (en) | Channel device | |
JPS5572268A (en) | Input-output controller | |
JPS54134525A (en) | Error recovery control system for storge medium | |
JPS5463627A (en) | Memory protect system | |
JPS5319713A (en) | Signal detection control circuit | |
JPS5532204A (en) | Tape recorder with malfunction preventive unit |