JPS5682949A - Digital multiplier - Google Patents

Digital multiplier

Info

Publication number
JPS5682949A
JPS5682949A JP16051779A JP16051779A JPS5682949A JP S5682949 A JPS5682949 A JP S5682949A JP 16051779 A JP16051779 A JP 16051779A JP 16051779 A JP16051779 A JP 16051779A JP S5682949 A JPS5682949 A JP S5682949A
Authority
JP
Japan
Prior art keywords
data
bit
arithmetic
multiplying
bits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP16051779A
Other languages
English (en)
Other versions
JPS6250852B2 (ja
Inventor
Susumu Takashima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Casio Computer Co Ltd
Original Assignee
Casio Computer Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Casio Computer Co Ltd filed Critical Casio Computer Co Ltd
Priority to JP16051779A priority Critical patent/JPS5682949A/ja
Publication of JPS5682949A publication Critical patent/JPS5682949A/ja
Publication of JPS6250852B2 publication Critical patent/JPS6250852B2/ja
Granted legal-status Critical Current

Links

JP16051779A 1979-12-11 1979-12-11 Digital multiplier Granted JPS5682949A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16051779A JPS5682949A (en) 1979-12-11 1979-12-11 Digital multiplier

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16051779A JPS5682949A (en) 1979-12-11 1979-12-11 Digital multiplier

Publications (2)

Publication Number Publication Date
JPS5682949A true JPS5682949A (en) 1981-07-07
JPS6250852B2 JPS6250852B2 (ja) 1987-10-27

Family

ID=15716661

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16051779A Granted JPS5682949A (en) 1979-12-11 1979-12-11 Digital multiplier

Country Status (1)

Country Link
JP (1) JPS5682949A (ja)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5093751A (ja) * 1973-12-20 1975-07-26
JPS52100945A (en) * 1976-02-20 1977-08-24 Toshiba Corp Multiplication system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5093751A (ja) * 1973-12-20 1975-07-26
JPS52100945A (en) * 1976-02-20 1977-08-24 Toshiba Corp Multiplication system

Also Published As

Publication number Publication date
JPS6250852B2 (ja) 1987-10-27

Similar Documents

Publication Publication Date Title
KR840006089A (ko) 조합 프로세서
JPS5650439A (en) Binary multiplier cell circuit
GB1280906A (en) Multiplying device
JPS6132437Y2 (ja)
JPS6375932A (ja) ディジタル乗算器
JPS55162148A (en) Multiple rule type high speed multiplication system
JPS55153052A (en) Digital multiplier
KR100308726B1 (ko) 고속 산술 장치에서 올림수 예견가산기 스테이지의 수를 감소시키는 장치 및 방법
JPS54159831A (en) Adder and subtractor for numbers different in data length using counter circuit
JPS5682949A (en) Digital multiplier
US4190894A (en) High speed parallel multiplication apparatus with single-step summand reduction
JP3227538B2 (ja) ２進整数乗算器
JPS5557948A (en) Digital adder
JPS5386539A (en) Arithmetic unit
ES8401272A1 (es) "un registro de procesamiento para sistemas de procesamiento de una senal digital".
JPS54132144A (en) Multiple process system
JPS5595148A (en) Binary arithmetic circuit
SU748411A1 (ru) Устройство дл умножени двоичных чисел
JPS5663649A (en) Parallel multiplication apparatus
SU1275432A1 (ru) Устройство дл умножени
JPS5291341A (en) Arithmetic system
SU1179321A1 (ru) Конвейерное устройство дл делени интерационного типа
JPS6453229A (en) Multiplication system
SU1173410A1 (ru) Устройство дл умножени в избыточном последовательном коде
SU926654A1 (ru) Устройство дл логарифмировани массивов двоичных чисел