JPS567288A - Information memory unit - Google Patents

Information memory unit

Info

Publication number
JPS567288A
JPS567288A JP8018979A JP8018979A JPS567288A JP S567288 A JPS567288 A JP S567288A JP 8018979 A JP8018979 A JP 8018979A JP 8018979 A JP8018979 A JP 8018979A JP S567288 A JPS567288 A JP S567288A
Authority
JP
Japan
Prior art keywords
signal
memory
given
buffer
select
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP8018979A
Other languages
English (en)
Inventor
Yukio Ozawa
Hiroshi Yamazaki
Yoshimi Yoshida
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP8018979A priority Critical patent/JPS567288A/ja
Publication of JPS567288A publication Critical patent/JPS567288A/ja
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Static Random-Access Memory (AREA)
JP8018979A 1979-06-27 1979-06-27 Information memory unit Pending JPS567288A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8018979A JPS567288A (en) 1979-06-27 1979-06-27 Information memory unit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8018979A JPS567288A (en) 1979-06-27 1979-06-27 Information memory unit

Publications (1)

Publication Number Publication Date
JPS567288A true JPS567288A (en) 1981-01-24

Family

ID=13711420

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8018979A Pending JPS567288A (en) 1979-06-27 1979-06-27 Information memory unit

Country Status (1)

Country Link
JP (1) JPS567288A (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6192015U (ja) * 1984-11-22 1986-06-14

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6192015U (ja) * 1984-11-22 1986-06-14
JPH0445212Y2 (ja) * 1984-11-22 1992-10-23

Similar Documents

Publication Publication Date Title
EP0204300A3 (en) A programmable macrocell using eprom or eeprom transistors for architecture control in programmable logic circuits
JPS6471338A (en) Circuit device for evaluating control signal
JPS567288A (en) Information memory unit
JPS57210495A (en) Block access memory
JPS6240800B2 (ja)
JPS5794982A (en) Memory circuit
JPS57113169A (en) Microcomputer
JPS5663628A (en) Data processing device
KR950009237B1 (ko) 동기식 반도체 메모리 장치의 데이타 처리방법
JPS5538668A (en) Memory unit
JPS5654678A (en) Memory control system
JPS5710853A (en) Memory device
JPS54114927A (en) Current consumption reduction system for memory unit
JPS54123841A (en) Semiconductor integrated memory element
JPS55102046A (en) Logic circuit
JPS5339026A (en) Reading exclusive ic memory
JPS56101247A (en) Audio output device
KR970076225A (ko) 데이터 출력버퍼의 제어장치
JPS5718085A (en) Rom
JPS57193847A (en) Memory bank dividing circuit
JPS5740798A (en) Read-only storage device
JPS55153186A (en) Memory unit
WO1999031711A3 (en) Precharge circuit for semiconductor memory device
KR960042328A (ko) 디지탈 출력의 제어회로
KR910012880A (ko) I/o 포트를 통한 메모리 팩 인터페이스 로직회로