JPS567160A - System controller - Google Patents
System controllerInfo
- Publication number
- JPS567160A JPS567160A JP8213779A JP8213779A JPS567160A JP S567160 A JPS567160 A JP S567160A JP 8213779 A JP8213779 A JP 8213779A JP 8213779 A JP8213779 A JP 8213779A JP S567160 A JPS567160 A JP S567160A
- Authority
- JP
- Japan
- Prior art keywords
- port
- access
- ports
- permission
- chc
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Memory System (AREA)
Abstract
PURPOSE: To increase the process eficiency for the system as a whole, by decreasing the number of the delay circuit of the specific port among plural number of ports and then increasing the access speed of only the specific port.
CONSTITUTION: When memory access requests arise from CPU101 and channel control unit CHC102, the address information and the request signal are sent to ports 201 and 202 corresponding to system control unit 104. The request signal is sent to request reception deciding circuit 203 to carry out the priority decision among ports, and then the access is allowed only to the high-priority port. When the access permission is given to port 201, FF204 is set with gate circuit 205 opened. And then the permission is transferred immediately to main memory device 103 via memory port 208. When the access permission is given to CHC port 202, gate circuits 205 and 206 are switched toward the CHC port side. And then the control signal is delayed through delay circuit 207 to be transferred to device 103 along with the address information.
COPYRIGHT: (C)1981,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8213779A JPS567160A (en) | 1979-06-29 | 1979-06-29 | System controller |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8213779A JPS567160A (en) | 1979-06-29 | 1979-06-29 | System controller |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS567160A true JPS567160A (en) | 1981-01-24 |
Family
ID=13766023
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP8213779A Pending JPS567160A (en) | 1979-06-29 | 1979-06-29 | System controller |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS567160A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60205767A (en) * | 1984-03-30 | 1985-10-17 | Fujitsu Ltd | Data processor |
JPS61150054A (en) * | 1984-12-20 | 1986-07-08 | ハネウエル・インコーポレーテツド | Data processor |
-
1979
- 1979-06-29 JP JP8213779A patent/JPS567160A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60205767A (en) * | 1984-03-30 | 1985-10-17 | Fujitsu Ltd | Data processor |
JPS61150054A (en) * | 1984-12-20 | 1986-07-08 | ハネウエル・インコーポレーテツド | Data processor |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5654535A (en) | Bus control system | |
JPS567160A (en) | System controller | |
JPS5672752A (en) | Controller for occupation of common bus line | |
EP0309330A3 (en) | Access priority control system for main storage for computer | |
JPS51148307A (en) | Speech path network control system | |
JPS5696313A (en) | Bus control device of multiprocessor system | |
JPS55121552A (en) | Processing request control system | |
JPS57196333A (en) | Interface controlling system | |
JPS57105019A (en) | Data transfer controlling system | |
JPS57108952A (en) | Busy control system | |
JPS53112625A (en) | Bus occupation control system | |
JPS5429530A (en) | Memory control system | |
JPS54114140A (en) | Delay control system for input/output control device | |
JPS5627429A (en) | Bus control system | |
JPS55118124A (en) | Interface switch | |
JPS5419338A (en) | Control system for data transfer | |
JPS5699531A (en) | Control method for bus usufructuary right of direct memory access channel | |
JPS55131844A (en) | Communication controller | |
JPS5399835A (en) | Precedence control system | |
JPS5723132A (en) | Acquisition system for priority right of interruption | |
JPS54114937A (en) | Bus scramble circuit | |
JPS5748150A (en) | Common memory control system | |
JPS54114939A (en) | Bus scramble circuit | |
JPS56108159A (en) | Access control system | |
JPS5654559A (en) | Memory unit |