JPS56148792A - Testing method for margin voltage of memory cell - Google Patents

Testing method for margin voltage of memory cell

Info

Publication number
JPS56148792A
JPS56148792A JP5246180A JP5246180A JPS56148792A JP S56148792 A JPS56148792 A JP S56148792A JP 5246180 A JP5246180 A JP 5246180A JP 5246180 A JP5246180 A JP 5246180A JP S56148792 A JPS56148792 A JP S56148792A
Authority
JP
Japan
Prior art keywords
potential
node
memory cell
digit line
cell
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP5246180A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6126154B2 (enrdf_load_stackoverflow
Inventor
Hajime Shirato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP5246180A priority Critical patent/JPS56148792A/ja
Publication of JPS56148792A publication Critical patent/JPS56148792A/ja
Publication of JPS6126154B2 publication Critical patent/JPS6126154B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50—Marginal testing, e.g. race, voltage or current testing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
    • G06F2201/81—Threshold
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50—Marginal testing, e.g. race, voltage or current testing
    • G11C2029/5004—Voltage

Landscapes

  • Testing Of Individual Semiconductor Devices (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
JP5246180A 1980-04-21 1980-04-21 Testing method for margin voltage of memory cell Granted JPS56148792A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5246180A JPS56148792A (en) 1980-04-21 1980-04-21 Testing method for margin voltage of memory cell

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5246180A JPS56148792A (en) 1980-04-21 1980-04-21 Testing method for margin voltage of memory cell

Publications (2)

Publication Number Publication Date
JPS56148792A true JPS56148792A (en) 1981-11-18
JPS6126154B2 JPS6126154B2 (enrdf_load_stackoverflow) 1986-06-19

Family

ID=12915352

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5246180A Granted JPS56148792A (en) 1980-04-21 1980-04-21 Testing method for margin voltage of memory cell

Country Status (1)

Country Link
JP (1) JPS56148792A (enrdf_load_stackoverflow)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5891594A (ja) * 1981-11-27 1983-05-31 Fujitsu Ltd ダイナミツク型半導体記憶装置
US4612630A (en) * 1984-07-27 1986-09-16 Harris Corporation EEPROM margin testing design
US5142495A (en) * 1989-03-10 1992-08-25 Intel Corporation Variable load for margin mode
US5559739A (en) * 1995-09-28 1996-09-24 International Business Machines Corporation Dynamic random access memory with a simple test arrangement
US5610867A (en) * 1995-09-28 1997-03-11 International Business Machines Corporation DRAM signal margin test method

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5891594A (ja) * 1981-11-27 1983-05-31 Fujitsu Ltd ダイナミツク型半導体記憶装置
US4612630A (en) * 1984-07-27 1986-09-16 Harris Corporation EEPROM margin testing design
US5142495A (en) * 1989-03-10 1992-08-25 Intel Corporation Variable load for margin mode
US5559739A (en) * 1995-09-28 1996-09-24 International Business Machines Corporation Dynamic random access memory with a simple test arrangement
US5610867A (en) * 1995-09-28 1997-03-11 International Business Machines Corporation DRAM signal margin test method

Also Published As

Publication number Publication date
JPS6126154B2 (enrdf_load_stackoverflow) 1986-06-19

Similar Documents

Publication Publication Date Title
US4081701A (en) High speed sense amplifier for MOS random access memory
US4504929A (en) Dynamic semiconductor memory device
GB1495063A (en) Charge transfer sensing circuits
EP0306712A3 (en) Sense amplifier with improved bitline precharging for dynamic random access memory
KR950025778A (ko) 반도체메모리장치
JPH02289990A (ja) Ｄｒａｍ形式の集積半導体メモリおよびその検査方法
IE830569L (en) Single transistor, single capacitor mos random access memory
JPS56148792A (en) Testing method for margin voltage of memory cell
KR100302046B1 (ko) 기록을 고속화한 메모리 장치
US4255679A (en) Depletion load dynamic sense amplifier for MOS random access memory
US4404661A (en) Semiconductor memory circuit
GB1456326A (en) Memory cells
DE3068578D1 (en) Method of testing the operation of an internal refresh counter in a random access memory and circuit for the testing thereof
GB1412435A (en) Electronic memory storage element
JPH06176572A (ja) 半導体記憶装置
JPS573298A (en) Memory integrated circuit
JPS5771579A (en) Semiconductor memory device
US20010040832A1 (en) Method for checking a semiconductor memory device
JPS5746390A (en) Dummy cell circuit
GB1457423A (en) Associative memories
Hamamoto et al. Cell-plate-line and bit-line complementarily sensed (CBCS) architecture for ultra low-power non-destructive DRAMs
Fujishima et al. Dynamic MOS RAM by midpoint precharge
JPS6137707B2 (enrdf_load_stackoverflow)
JPS5746392A (en) Memory
JPS6459698A (en) Nonvolatile semiconductor memory