JPS56148789A - Semiconductor storage device - Google Patents
Semiconductor storage deviceInfo
- Publication number
- JPS56148789A JPS56148789A JP5277380A JP5277380A JPS56148789A JP S56148789 A JPS56148789 A JP S56148789A JP 5277380 A JP5277380 A JP 5277380A JP 5277380 A JP5277380 A JP 5277380A JP S56148789 A JPS56148789 A JP S56148789A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- output
- short
- decoder
- erroneous
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Static Random-Access Memory (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Debugging And Monitoring (AREA)
Abstract
PURPOSE:To prevent the output of erroneous readout information by invalidating readout information from a storage cell through detecting short-circuit defection, etc., between an address buffer and decoder. CONSTITUTION:Addresses Cq and Cq' from address buffer 1 are applied to exclusive NOR circuit Pq of detecting circuit 7, whose output is applied to the set terminal of RST type FF via OR circuit 9. Consequently, the set output of FF12 is inverted to the high level because addresses Cq and Cq' are the same signal if output line Bq between buffer 1 and decoder 2 is short-circuited or almost short-circuited, so that output-side AND gate 13 of information invalidating circuit 8 will be released via inverter 14. Therefore, the output of erroneous readout information from multiplexer 4 of storage cell storage circuit 3 is prevented. Further, the same effection is obtained by inhibiting the application of an erroneous address due to a short circuit to the decoder.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55052773A JPS5912000B2 (en) | 1980-04-21 | 1980-04-21 | semiconductor storage device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55052773A JPS5912000B2 (en) | 1980-04-21 | 1980-04-21 | semiconductor storage device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS56148789A true JPS56148789A (en) | 1981-11-18 |
JPS5912000B2 JPS5912000B2 (en) | 1984-03-19 |
Family
ID=12924177
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55052773A Expired JPS5912000B2 (en) | 1980-04-21 | 1980-04-21 | semiconductor storage device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5912000B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01154244A (en) * | 1987-12-10 | 1989-06-16 | Nec Corp | Logical integrated circuit |
CN105914736A (en) * | 2016-05-05 | 2016-08-31 | 河海大学 | Inverter power supply modeling method in power distribution network short circuit |
-
1980
- 1980-04-21 JP JP55052773A patent/JPS5912000B2/en not_active Expired
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01154244A (en) * | 1987-12-10 | 1989-06-16 | Nec Corp | Logical integrated circuit |
CN105914736A (en) * | 2016-05-05 | 2016-08-31 | 河海大学 | Inverter power supply modeling method in power distribution network short circuit |
Also Published As
Publication number | Publication date |
---|---|
JPS5912000B2 (en) | 1984-03-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5736476A (en) | Pcm signal recorder and reproducer | |
JPS56101694A (en) | Semiconductor circuit | |
JPS55105897A (en) | Memory device | |
JPS5758297A (en) | Semiconductor storage device | |
JPS56148789A (en) | Semiconductor storage device | |
JPS5733493A (en) | Semiconductor storage device | |
JPS5415620A (en) | Buffer memory unit | |
JPS57130294A (en) | Semiconductor memory | |
JPS54111725A (en) | Error processing system in memory unit | |
JPS55166749A (en) | Decoder circuit | |
JPS5525117A (en) | Check circuit for signal group | |
JPS5690500A (en) | Semiconductor memory device | |
JPS5589985A (en) | Semiconductor memory unit | |
JPS5525820A (en) | Buffer memory device | |
JPS5353932A (en) | Fault detection system for memory address line | |
JPS5737795A (en) | Read-only memory element | |
JPS5641600A (en) | Detection system for memory capacity | |
JPS57196363A (en) | Automatic switching device of single chip microcomputer mode | |
JPS5674900A (en) | Semiconductor storage device | |
JPS5378131A (en) | Semiconductor memory element | |
JPS567283A (en) | Degeneration control unit of scratch-pad memory | |
JPS5694600A (en) | Data error processing system for main storage device | |
JPS5544676A (en) | Interruption control unit | |
JPS5736331A (en) | Bus line device | |
JPS5496331A (en) | Information processor |