JPS56145479A - Memory device of ink jet recorder - Google Patents
Memory device of ink jet recorderInfo
- Publication number
- JPS56145479A JPS56145479A JP4884580A JP4884580A JPS56145479A JP S56145479 A JPS56145479 A JP S56145479A JP 4884580 A JP4884580 A JP 4884580A JP 4884580 A JP4884580 A JP 4884580A JP S56145479 A JPS56145479 A JP S56145479A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- memory
- ras
- circuit
- write
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K15/00—Arrangements for producing a permanent visual presentation of the output data, e.g. computer output printers
- G06K15/02—Arrangements for producing a permanent visual presentation of the output data, e.g. computer output printers using printers
- G06K15/10—Arrangements for producing a permanent visual presentation of the output data, e.g. computer output printers using printers by matrix printers
Abstract
PURPOSE:To simplify structure by writing data readout by a single scanner, in a memory in series and by reading them in parallel to respective heads. CONSTITUTION:In write operation, a transfer clock is sent to synchronizing circuit 20 to drive address counter 22 and, at the same time, supplied to memory RAS generating circuit 26 to generate an RAS signal. The output signal of circuit 20 is supplied to memory generating circuit 15 via delay circuit 27 to generate a CAS signal. Next, as a memory write signal arrives, RAS and CAS are generated and address counter 22 is driven to write data in blocks 0-19 successively. In read mode, the write signal is held at the high level, and consequently outputs of block counter 12 and decoder 13 are both invalidated to supply the CAS signal to memory chips simultaneously. As a result, the contents of each address is made readable corresponding to the RAS signal to supply a line signal to heads H0-H11.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4884580A JPS56145479A (en) | 1980-04-14 | 1980-04-14 | Memory device of ink jet recorder |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4884580A JPS56145479A (en) | 1980-04-14 | 1980-04-14 | Memory device of ink jet recorder |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS56145479A true JPS56145479A (en) | 1981-11-12 |
Family
ID=12814585
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP4884580A Pending JPS56145479A (en) | 1980-04-14 | 1980-04-14 | Memory device of ink jet recorder |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56145479A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4441440A (en) * | 1982-12-14 | 1984-04-10 | The Singer Company | Push-button control module for a sewing machine |
US4442784A (en) * | 1982-12-14 | 1984-04-17 | The Singer Company | Vertically stacked components in a control module for a sewing machine |
-
1980
- 1980-04-14 JP JP4884580A patent/JPS56145479A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4441440A (en) * | 1982-12-14 | 1984-04-10 | The Singer Company | Push-button control module for a sewing machine |
US4442784A (en) * | 1982-12-14 | 1984-04-17 | The Singer Company | Vertically stacked components in a control module for a sewing machine |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE24617T1 (en) | DIRECT ACCESS STORAGE ARRANGEMENTS. | |
KR900006159B1 (en) | Dyanmic semiconductor memory device having a simultaneous test function for divided memory cell blooks | |
DE3683477D1 (en) | DISK AREA CIRCUIT-INTEGRATED MEMORY. | |
JPS6437125A (en) | Cross coding method and device therefor | |
JPS56145479A (en) | Memory device of ink jet recorder | |
JPS55134442A (en) | Data transfer unit | |
JPS54134934A (en) | Semiconductor memory device | |
KR920702574A (en) | Semiconductor integrated circuit | |
JPS5528191A (en) | Memory unit | |
JPS57208686A (en) | Semiconductor storage device | |
JPS5549073A (en) | Memory unit | |
JPS54123841A (en) | Semiconductor integrated memory element | |
FR2304146A1 (en) | Bit transfer unit for digital transmission system - wih memory and write and read control circuits | |
JPS6431253A (en) | Data transferring system | |
JPS57147183A (en) | Shift register | |
JPS6461835A (en) | Sequential access memory | |
JPS5750380A (en) | Writing method of buffer storage device | |
JPS5622292A (en) | Memory element | |
SU1425789A1 (en) | Device for shaping rapid-access memory test | |
JPS57127982A (en) | Memory address system | |
SU1113845A1 (en) | Device for digital magnetic recording | |
JPS54145444A (en) | Control system of buffer memory | |
JPS53148347A (en) | Dynamic memory unit | |
JPS6448175A (en) | Address control method for picture memory | |
SU1098002A1 (en) | Memory access control unit |