JPS56143035A - Control bus of duplex bus - Google Patents
Control bus of duplex busInfo
- Publication number
- JPS56143035A JPS56143035A JP4461280A JP4461280A JPS56143035A JP S56143035 A JPS56143035 A JP S56143035A JP 4461280 A JP4461280 A JP 4461280A JP 4461280 A JP4461280 A JP 4461280A JP S56143035 A JPS56143035 A JP S56143035A
- Authority
- JP
- Japan
- Prior art keywords
- transfer
- retransfer
- group
- information
- transmission
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
- G06F13/4226—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with asynchronous protocol
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
- Hardware Redundancy (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4461280A JPS56143035A (en) | 1980-04-07 | 1980-04-07 | Control bus of duplex bus |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4461280A JPS56143035A (en) | 1980-04-07 | 1980-04-07 | Control bus of duplex bus |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS56143035A true JPS56143035A (en) | 1981-11-07 |
| JPS6212549B2 JPS6212549B2 (enrdf_load_stackoverflow) | 1987-03-19 |
Family
ID=12696258
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP4461280A Granted JPS56143035A (en) | 1980-04-07 | 1980-04-07 | Control bus of duplex bus |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS56143035A (enrdf_load_stackoverflow) |
-
1980
- 1980-04-07 JP JP4461280A patent/JPS56143035A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6212549B2 (enrdf_load_stackoverflow) | 1987-03-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| IE822859L (en) | Multi processing interupt arrangement | |
| EP0279225A3 (en) | Reconfigurable counters for addressing in graphics display systems | |
| JPS56143035A (en) | Control bus of duplex bus | |
| JPS56110125A (en) | Data processing device | |
| JPS57176453A (en) | Data transfer control system | |
| JPS56149135A (en) | Duplex data reception system | |
| JPS56118133A (en) | Direct memory access circuit | |
| JPS57183154A (en) | Multispeed transmission system | |
| JPS55137742A (en) | Data transmission system | |
| JPS5725045A (en) | Data processing equipment | |
| JPS5759233A (en) | Signal transmitting circuit | |
| JPS575142A (en) | Data processor with interface function | |
| JPS55134418A (en) | Pseudo work station control system | |
| JPS57178533A (en) | Data transmission controlling interface with memory | |
| JPS5563423A (en) | Data transfer system | |
| JPS57206949A (en) | Data processing device | |
| JPS56123168A (en) | Signal circuit terminal control system | |
| JPS5673948A (en) | Data transmission control system | |
| JPS5531309A (en) | Data transmission system | |
| JPS5676658A (en) | Communication control system | |
| EP0357445A3 (en) | Single bus graphics data processing pipeline | |
| JPS57139833A (en) | Interruption controlling circuit | |
| JPS57166633A (en) | Key input signal processing system | |
| JPS5759221A (en) | Dma transfer controlling system | |
| JPS5451347A (en) | Fault detection system of data processor |