JPS56107568A - Resin sealing method for semiconductor device - Google Patents
Resin sealing method for semiconductor deviceInfo
- Publication number
- JPS56107568A JPS56107568A JP16961080A JP16961080A JPS56107568A JP S56107568 A JPS56107568 A JP S56107568A JP 16961080 A JP16961080 A JP 16961080A JP 16961080 A JP16961080 A JP 16961080A JP S56107568 A JPS56107568 A JP S56107568A
- Authority
- JP
- Japan
- Prior art keywords
- tab
- lead
- frame
- coupling zone
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Wire Bonding (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
- Lead Frames For Integrated Circuits (AREA)
Abstract
PURPOSE:To prevent short circuit of a wire due to thermal distortion of a tab lead by a method wherein a coupling zone of a frame in one piece of tab lead and the tab lead is branched, and said part is enclosed in a resin. CONSTITUTION:A semiconductor element 6 is connected to an outgoing lead 4 of a lead frame 2 with a connector wire 7. Then, tab leads 8, 8' are coupled to the frame 2 to hold a tab 5. Further, a through hole 9 to absorb distortion is provided on one coupling zone of the tab leads 8, 8'. Where the tab and the tab lead expand thermally for a difference in temperature arising between the tab 5, tab lead 8 and the other parts, the coupling zone is deformed as indicated by broken line to absorb distortion, thus preventing a short circuit fault.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16961080A JPS56107568A (en) | 1980-12-03 | 1980-12-03 | Resin sealing method for semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16961080A JPS56107568A (en) | 1980-12-03 | 1980-12-03 | Resin sealing method for semiconductor device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10208574A Division JPS5129086A (en) | 1974-09-06 | 1974-09-06 | RIIDOFUREEMU |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS56107568A true JPS56107568A (en) | 1981-08-26 |
JPS5750066B2 JPS5750066B2 (en) | 1982-10-25 |
Family
ID=15889681
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16961080A Granted JPS56107568A (en) | 1980-12-03 | 1980-12-03 | Resin sealing method for semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56107568A (en) |
-
1980
- 1980-12-03 JP JP16961080A patent/JPS56107568A/en active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5750066B2 (en) | 1982-10-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
MY114386A (en) | Lead frame and semiconductor device encapsulated by resin | |
JPS5423484A (en) | Semiconductor integrated circuit and its manufacture | |
JPS56107568A (en) | Resin sealing method for semiconductor device | |
JPS56107566A (en) | Resin sealing method for semiconductor device | |
JPS6476745A (en) | Lead frame | |
JPS53105175A (en) | Lead frame for resin sealing semiconductor device | |
JPS55103753A (en) | Electronic component | |
JPS57103340A (en) | Resin sealing method for semiconductor device and lead frame used therefor | |
JPS5314561A (en) | Packaging device of semiconductor device | |
JPS5212573A (en) | Reed frame | |
JPS5556650A (en) | Semiconductor device | |
JPS5710951A (en) | Semiconductor device | |
JPS56122154A (en) | Semiconductor device | |
JPS53135579A (en) | Liquid sealing semiconductor device | |
JPS57207357A (en) | Component part holder | |
JPS54578A (en) | Resin seal semiconductor device | |
JPS5333064A (en) | Semiconductor device | |
JPS5338974A (en) | Manufacture of semiconductor device | |
JPS57103341A (en) | Resin sealed semiconductor device | |
JPS5385160A (en) | Production of semiconductor device | |
JPS57170542A (en) | Semiconductor device | |
JPS5666061A (en) | Lead frame | |
JPS5754350A (en) | Semiconductor device | |
JPS57161561A (en) | Testing method for semiconductor device | |
JPS5633867A (en) | Lead frame for semiconductor device |