JPS5553724A - Subchannel access system - Google Patents
Subchannel access systemInfo
- Publication number
- JPS5553724A JPS5553724A JP12572978A JP12572978A JPS5553724A JP S5553724 A JPS5553724 A JP S5553724A JP 12572978 A JP12572978 A JP 12572978A JP 12572978 A JP12572978 A JP 12572978A JP S5553724 A JPS5553724 A JP S5553724A
- Authority
- JP
- Japan
- Prior art keywords
- register
- given
- designation
- als3
- routine
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
PURPOSE: To eliminate occurrence of the bug even in execution of the routine which is used in common to several levels by designating the register based on the information given from the register which holds the level number under running.
CONSTITUTION: For address local storage ALS3, the designation [one designation among ALS(0)W(3)] is given to the register to set the higher part of the address to give access to the subchannel of memory 4 based on the information given from pointer register 1 which latches the running level number of the microprogram at the moment of designation. As a result, the rewriting is given only to the contents of the register of ALS3 corresponding to the level of the microorder under running, and is never given to the contents of the register corresponding to other levels sharing the routine. Thus no malfunction takes place.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12572978A JPS6048782B2 (en) | 1978-10-14 | 1978-10-14 | Subchannel access method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12572978A JPS6048782B2 (en) | 1978-10-14 | 1978-10-14 | Subchannel access method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5553724A true JPS5553724A (en) | 1980-04-19 |
JPS6048782B2 JPS6048782B2 (en) | 1985-10-29 |
Family
ID=14917329
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12572978A Expired JPS6048782B2 (en) | 1978-10-14 | 1978-10-14 | Subchannel access method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6048782B2 (en) |
-
1978
- 1978-10-14 JP JP12572978A patent/JPS6048782B2/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS6048782B2 (en) | 1985-10-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5657149A (en) | Multiprogram data processor | |
JPS564862A (en) | Computer system | |
JPS5525812A (en) | Writing system for error correction code | |
JPS54117640A (en) | Memory address designation system | |
JPS5553724A (en) | Subchannel access system | |
JPS5326632A (en) | Common memory control unit | |
JPS54122059A (en) | Inter-processor information transfer system | |
JPS54108539A (en) | Virtual memory control system of information processor | |
JPS5658196A (en) | Memory device having memory part for test | |
JPS5563442A (en) | Address set control system | |
JPS5436144A (en) | Address conversion unit | |
JPS5576446A (en) | Pre-fetch control system | |
JPS5561855A (en) | Level control system | |
JPS55105761A (en) | Address conversion system | |
JPS5785148A (en) | Instruction sequence control device | |
JPS563485A (en) | Buffer memory device | |
JPS55118170A (en) | Memory access device | |
JPS5614358A (en) | Operation log storing system | |
JPS5580163A (en) | Calculation unit for appreciation of computer system | |
JPS54142021A (en) | Data process system | |
JPS5696336A (en) | Processing system for multilayer level microprogram | |
JPS5566029A (en) | Debug unit | |
JPS5523571A (en) | Error processing system of data processing unit | |
JPS5510659A (en) | Data processor | |
JPS5613575A (en) | Memory system |