JPS554942A - Semi-conductor package - Google Patents

Semi-conductor package

Info

Publication number
JPS554942A
JPS554942A JP7718278A JP7718278A JPS554942A JP S554942 A JPS554942 A JP S554942A JP 7718278 A JP7718278 A JP 7718278A JP 7718278 A JP7718278 A JP 7718278A JP S554942 A JPS554942 A JP S554942A
Authority
JP
Japan
Prior art keywords
semi
chip
moulding
conductor chip
moulded
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP7718278A
Other languages
Japanese (ja)
Inventor
Mitsuyoshi Masuda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Suwa Seikosha KK
Original Assignee
Seiko Epson Corp
Suwa Seikosha KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp, Suwa Seikosha KK filed Critical Seiko Epson Corp
Priority to JP7718278A priority Critical patent/JPS554942A/en
Publication of JPS554942A publication Critical patent/JPS554942A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85909—Post-treatment of the connector or wire bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18165—Exposing the passive side of the semiconductor or solid-state body of a wire bonded chip

Abstract

PURPOSE: To dispense with mounting and reduce cost by hanging a semi-conductor chip by the bonding strength of wire bonding alone and then moulding the chip.
CONSTITUTION: A semi-conductor chip 4 is hanged in a device hole of a circuit board 5 being fixed only by the strength of wire bonding until it is moulded. Then it is fixed being moulded with moulding material 6. As the bonding strength is about eight grams per bond, many bonds can sufficiently support the weight of the semi- conductor chip. A problem of handling until moulding can be solved by preparing a transferring jig. By so doing, a chip mounting operation can be dispensed with.
COPYRIGHT: (C)1980,JPO&Japio
JP7718278A 1978-06-26 1978-06-26 Semi-conductor package Pending JPS554942A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7718278A JPS554942A (en) 1978-06-26 1978-06-26 Semi-conductor package

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7718278A JPS554942A (en) 1978-06-26 1978-06-26 Semi-conductor package

Publications (1)

Publication Number Publication Date
JPS554942A true JPS554942A (en) 1980-01-14

Family

ID=13626660

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7718278A Pending JPS554942A (en) 1978-06-26 1978-06-26 Semi-conductor package

Country Status (1)

Country Link
JP (1) JPS554942A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5564441U (en) * 1972-09-14 1980-05-02
JPS58180033A (en) * 1982-04-16 1983-10-21 Hitachi Ltd Semiconductor device and manufacture thereof

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5564441U (en) * 1972-09-14 1980-05-02
JPS58180033A (en) * 1982-04-16 1983-10-21 Hitachi Ltd Semiconductor device and manufacture thereof
JPH0218580B2 (en) * 1982-04-16 1990-04-26 Hitachi Ltd

Similar Documents

Publication Publication Date Title
KR920007133A (en) Integrated circuit device and method for preventing cracking during surface mounting
EP0090608A3 (en) Semiconductor device with moulded package
CA2149259A1 (en) Method for transporting floral groupings
JPS554942A (en) Semi-conductor package
JPS57176751A (en) Semiconductor device
GB9115463D0 (en) Microelectronic circuits
MY120334A (en) Bump formation method
CN215313648U (en) Optoelectronic device feeding auxiliary mechanism of micro LED lamp bead panel
JPS6431443A (en) Semiconductor device
JPS6411352A (en) Hollow mold package
KR970005690B1 (en) Ball grid array lead frame
JPS6411356A (en) Hollow package for semiconductor device
JPS5649535A (en) Bonding wire for semiconductor device
JPS5788752A (en) Lead frame and semiconductor device prepared by using the same
CN217641396U (en) Miniature LED chip packaging structure
JPS52126183A (en) Preparation of semiconductor device
JPS5465441A (en) Magnetic bubble memory package
JPS6489356A (en) Hybrid integrated circuit
JPS5768088A (en) Photosemiconductor device
JPS5543813A (en) Bonding device
JPS5571051A (en) Semiconductor device
JPS5360576A (en) Flip chip bonding device
JPS5468164A (en) Semiconductor device
JPS55140248A (en) Method of packaging semiconductor device
JPS5530810A (en) Automatic bonding system for semiconductor device assembling