JPS5532232A - Rom check system - Google Patents
Rom check systemInfo
- Publication number
- JPS5532232A JPS5532232A JP10367778A JP10367778A JPS5532232A JP S5532232 A JPS5532232 A JP S5532232A JP 10367778 A JP10367778 A JP 10367778A JP 10367778 A JP10367778 A JP 10367778A JP S5532232 A JPS5532232 A JP S5532232A
- Authority
- JP
- Japan
- Prior art keywords
- rom
- address
- check
- output
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Read Only Memory (AREA)
Abstract
PURPOSE: To make a ROM check easily and definitely by checking the output of ROM by continuously assigning addresses of ROM corresponding to external fixed check signals and next-address signals outputted by ROM.
CONSTITUTION: When a control signal is supplied to terminl I0 of next-address control part 10 attached to LSI1, AND gates 16 to 20 and the output-side AND gate of RAM 3 are all closed. Next, applying a fixed bit signal to terminals I1 to I5 of control part 10 stores the bit signal in register 21 via NAND gate 15 and ROM address part 5 selects line (l1) to check various outputs generated by ROM2 by the check circuit via the output-side AND gate. Simultaneously, next-address signal NA outputted by ROM 2 is applied to gates 12 to 15 together with next selective signals applied to terminals I1 to I5, so that line O2 will be selected in the same way. Addresses are continuously assigned in sequence, so that ROM will be checked easily and definitely.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53103677A JPS6052450B2 (en) | 1978-08-25 | 1978-08-25 | ROM check method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53103677A JPS6052450B2 (en) | 1978-08-25 | 1978-08-25 | ROM check method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5532232A true JPS5532232A (en) | 1980-03-06 |
JPS6052450B2 JPS6052450B2 (en) | 1985-11-19 |
Family
ID=14360411
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP53103677A Expired JPS6052450B2 (en) | 1978-08-25 | 1978-08-25 | ROM check method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6052450B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7468202B2 (en) * | 2002-05-30 | 2008-12-23 | Ngk Insulators, Ltd. | Honeycomb structural body |
-
1978
- 1978-08-25 JP JP53103677A patent/JPS6052450B2/en not_active Expired
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7468202B2 (en) * | 2002-05-30 | 2008-12-23 | Ngk Insulators, Ltd. | Honeycomb structural body |
Also Published As
Publication number | Publication date |
---|---|
JPS6052450B2 (en) | 1985-11-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3583357D1 (en) | TEST PATTERN GENERATOR. | |
JPS56130884A (en) | Semiconductor memory device | |
JPS5532232A (en) | Rom check system | |
JPS5330838A (en) | Erasing method of erasable rom | |
JPS5394140A (en) | Memory integrated circuit | |
ES385332A1 (en) | Fet logic gate circuits | |
JPS5745642A (en) | Bit processing method for microcomputer | |
JPS56143049A (en) | Output circuit | |
JPS5640939A (en) | Command flag control circuit | |
JPS5420626A (en) | Memory circuit | |
JPS573139A (en) | Operation processor | |
JPS54141975A (en) | Sequence control unit | |
JPS54142025A (en) | Address system | |
JPS5498125A (en) | Control storage unit of computer | |
JPS57200992A (en) | Memory circuit | |
JPS55150027A (en) | Digital signal processing system | |
JPS57176600A (en) | One chip microcomputer | |
JPS5731055A (en) | Program control system | |
JPS57200982A (en) | Storage control system | |
JPS52107733A (en) | Memory unit | |
JPS56116153A (en) | Trap control circuit | |
JPS5798172A (en) | Memory access controlling circuit | |
JPS5729146A (en) | Logical circuit including memory array | |
JPS56119981A (en) | Address converting circuit | |
JPS6450138A (en) | Arithmetic unit |