JPS54141975A - Sequence control unit - Google Patents
Sequence control unitInfo
- Publication number
- JPS54141975A JPS54141975A JP4879578A JP4879578A JPS54141975A JP S54141975 A JPS54141975 A JP S54141975A JP 4879578 A JP4879578 A JP 4879578A JP 4879578 A JP4879578 A JP 4879578A JP S54141975 A JPS54141975 A JP S54141975A
- Authority
- JP
- Japan
- Prior art keywords
- output
- circuit
- input
- bit
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Programmable Controllers (AREA)
Abstract
PURPOSE:To execute either of conditional and sequential systems easily by providing a sequential function to the multiple-input-output and multiple-output arithmetic circuit. CONSTITUTION:When the instruction interpreter 12 interprets a step control instruction, an output is produced in the circuit i, when the output condition of arithmetic register 11 is significant, that is when the set condition of multiple-input- output holding circuit holds, the AND circuit 14 produces an outpu ''1''. When the bit location address interpreter 15 interprets the bit location address signal g of instruction, only the output of the K-th bit of interpret-output K is made ''1''. When the output j of AND circuit 14 is ''1'', the AND gates 17-1 to 17-8 are closed, data outputs of the input-output register 10 are inhibited, a data in which only the K-th bit is ''1'' and other bits are all ''0'' is taken out as the data output e through the OR gates 18-1 to 18-8.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4879578A JPS6010642B2 (en) | 1978-04-26 | 1978-04-26 | Sequence control device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4879578A JPS6010642B2 (en) | 1978-04-26 | 1978-04-26 | Sequence control device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS54141975A true JPS54141975A (en) | 1979-11-05 |
JPS6010642B2 JPS6010642B2 (en) | 1985-03-19 |
Family
ID=12813158
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP4879578A Expired JPS6010642B2 (en) | 1978-04-26 | 1978-04-26 | Sequence control device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6010642B2 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH048905Y2 (en) * | 1985-07-23 | 1992-03-05 |
-
1978
- 1978-04-26 JP JP4879578A patent/JPS6010642B2/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS6010642B2 (en) | 1985-03-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5438724A (en) | Display unit | |
JPS54141975A (en) | Sequence control unit | |
JPS53134335A (en) | Memory control system | |
JPS57114946A (en) | Microprogram controller | |
JPS5727362A (en) | Vector data processor | |
JPS5727365A (en) | Scalar readout control system of vector register | |
JPS5566028A (en) | Information processing unit | |
JPS5745642A (en) | Bit processing method for microcomputer | |
JPS5532232A (en) | Rom check system | |
JPS5771054A (en) | Microprogram controller | |
JPS57161940A (en) | Central processing device | |
JPS55127750A (en) | Transmission and receiving control circuit | |
JPS6486271A (en) | Accumulator | |
JPS53132232A (en) | Control system for address conversion buffer memory | |
JPS5447083A (en) | Sequence control equipment | |
JPS554668A (en) | Computer | |
JPS54146927A (en) | Display system of data input device | |
JPS56121152A (en) | Monitor system of computer program | |
JPS56110130A (en) | Priority concurrent circuit | |
JPS57197653A (en) | Control device of microprogram | |
JPS56101247A (en) | Audio output device | |
JPS57169856A (en) | Instruction execution system | |
JPS54130023A (en) | External information input system in signal processing system using microcomputer | |
JPS57196304A (en) | Sequence controller | |
JPS5491162A (en) | Transfer control system in vector masked move |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080630 Year of fee payment: 8 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090630 Year of fee payment: 9 |
|
LAPS | Cancellation because of no payment of annual fees |