JPS57200982A - Storage control system - Google Patents
Storage control systemInfo
- Publication number
- JPS57200982A JPS57200982A JP56084357A JP8435781A JPS57200982A JP S57200982 A JPS57200982 A JP S57200982A JP 56084357 A JP56084357 A JP 56084357A JP 8435781 A JP8435781 A JP 8435781A JP S57200982 A JPS57200982 A JP S57200982A
- Authority
- JP
- Japan
- Prior art keywords
- read
- data
- write
- address
- output lines
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
Landscapes
- Static Random-Access Memory (AREA)
Abstract
PURPOSE:To eliminate a delay of read-out due to competition, by changing the position of only a part changed by write in a read-out data, to a write data, and setting it as a read-out data, in case when a read-out address has coincided with a write address. CONSTITUTION:Contents of write data lines 26-33 and read-out data lines 45- 52, which have been connected to data part units 1-8 are selected through selecting circuits 18-25, and are outputted to outlines 62-69. On the other hand, a write address 35 is compared with a read-out address 36 by a comparing circuit 9, this result is compared with each write approval data 37-44 by AND circuits 10-17, and when the write address has coincided with the read-out address, output lines 54-61 of the units 1-8 whose wirte has been approved are turned on. Subsequently, when the output lines 54-61 are off and on, the read-out data and the write data are outputted, respectively, to the output lines 62-69. In this way, a delay of read-out of a data due to competition of read- out and write is removed.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56084357A JPS57200982A (en) | 1981-06-03 | 1981-06-03 | Storage control system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56084357A JPS57200982A (en) | 1981-06-03 | 1981-06-03 | Storage control system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57200982A true JPS57200982A (en) | 1982-12-09 |
| JPS6327795B2 JPS6327795B2 (en) | 1988-06-06 |
Family
ID=13828263
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56084357A Granted JPS57200982A (en) | 1981-06-03 | 1981-06-03 | Storage control system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS57200982A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS60160457A (en) * | 1984-01-24 | 1985-08-22 | インターナシヨナル コンピユーターズ リミテツド | Data memory |
| DE3931389A1 (en) * | 1988-09-21 | 1990-03-22 | Hitachi Ltd | DEVICE FOR DETECTING THE OPERAND COINCIDENCE IN A Buffer Storage Controller |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5613573A (en) * | 1979-07-11 | 1981-02-09 | Toshiba Corp | Memory control system |
-
1981
- 1981-06-03 JP JP56084357A patent/JPS57200982A/en active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5613573A (en) * | 1979-07-11 | 1981-02-09 | Toshiba Corp | Memory control system |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS60160457A (en) * | 1984-01-24 | 1985-08-22 | インターナシヨナル コンピユーターズ リミテツド | Data memory |
| DE3931389A1 (en) * | 1988-09-21 | 1990-03-22 | Hitachi Ltd | DEVICE FOR DETECTING THE OPERAND COINCIDENCE IN A Buffer Storage Controller |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6327795B2 (en) | 1988-06-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5652454A (en) | Input/output control method of variable word length memory | |
| EP0358300A3 (en) | Extended input/output circuit board addressing system | |
| JPS57200982A (en) | Storage control system | |
| JPS54142950A (en) | Data transfer system | |
| JPS55134442A (en) | Data transfer unit | |
| JPS55105760A (en) | Memory control unit | |
| JPS5685130A (en) | Rom access circuit | |
| JPS57125427A (en) | Circuit for transmitting simultaneously command signal | |
| JPS5769329A (en) | Dividing circuit of processor control signal | |
| JPS56143049A (en) | Output circuit | |
| JPS5510620A (en) | Output change-over circuit | |
| JPS5650423A (en) | Initial value set system in information processor | |
| JPS5553743A (en) | Address control system | |
| JPS52149039A (en) | Buffer invalid control system | |
| JPS57150043A (en) | Information processor | |
| JPS57139864A (en) | Memory extension system | |
| JPS5769413A (en) | Programmable logic controller | |
| JPS54114927A (en) | Current consumption reduction system for memory unit | |
| JPS5599652A (en) | Microprogram control unit | |
| JPS55138148A (en) | Microprogram memory unit | |
| JPS55150032A (en) | Data transfer system | |
| JPS57127259A (en) | System for high-speed data transfer | |
| JPS551675A (en) | Memory protect control system | |
| JPS57164493A (en) | Read-only memory integrated circuit | |
| JPS57187739A (en) | Kanji (chinese character) display device |