JPS5525897A - Precharging circuit for memory arrangement - Google Patents

Precharging circuit for memory arrangement

Info

Publication number
JPS5525897A
JPS5525897A JP10067479A JP10067479A JPS5525897A JP S5525897 A JPS5525897 A JP S5525897A JP 10067479 A JP10067479 A JP 10067479A JP 10067479 A JP10067479 A JP 10067479A JP S5525897 A JPS5525897 A JP S5525897A
Authority
JP
Japan
Prior art keywords
memory arrangement
precharging circuit
precharging
circuit
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP10067479A
Other languages
English (en)
Other versions
JPS5913115B2 (ja
Inventor
Goodon Furanshisu De Andoriyuu
Guriin Suchiyuwaato Rojiyaa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
RCA Corp
Original Assignee
RCA Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by RCA Corp filed Critical RCA Corp
Publication of JPS5525897A publication Critical patent/JPS5525897A/ja
Publication of JPS5913115B2 publication Critical patent/JPS5913115B2/ja
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
    • G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
    • G11C11/419—Read-write [R-W] circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
    • G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Static Random-Access Memory (AREA)
  • Read Only Memory (AREA)
JP54100674A 1978-08-07 1979-08-06 メモリ配列用事前充電回路 Expired JPS5913115B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US05/931,748 US4208730A (en) 1978-08-07 1978-08-07 Precharge circuit for memory array
US000000931748 1978-08-07

Publications (2)

Publication Number Publication Date
JPS5525897A true JPS5525897A (en) 1980-02-23
JPS5913115B2 JPS5913115B2 (ja) 1984-03-27

Family

ID=25461290

Family Applications (1)

Application Number Title Priority Date Filing Date
JP54100674A Expired JPS5913115B2 (ja) 1978-08-07 1979-08-06 メモリ配列用事前充電回路

Country Status (6)

Country Link
US (1) US4208730A (ja)
JP (1) JPS5913115B2 (ja)
DE (1) DE2932019C2 (ja)
FR (1) FR2433224A1 (ja)
GB (1) GB2028044B (ja)
IT (1) IT1122304B (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59154692A (ja) * 1983-02-23 1984-09-03 Toshiba Corp 半導体記憶装置

Families Citing this family (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5575899U (ja) * 1978-11-20 1980-05-24
JPS57130286A (en) * 1981-02-06 1982-08-12 Fujitsu Ltd Static semiconductor memory
JPS5819793A (ja) * 1981-07-27 1983-02-04 Toshiba Corp 半導体メモリ装置
US4423340A (en) * 1981-12-14 1983-12-27 Motorola, Inc. Sense amplifier
JPS58121195A (ja) * 1982-01-13 1983-07-19 Nec Corp プリチヤ−ジ信号発生回路
US4577282A (en) * 1982-02-22 1986-03-18 Texas Instruments Incorporated Microcomputer system for digital signal processing
US4494187A (en) * 1982-02-22 1985-01-15 Texas Instruments Incorporated Microcomputer with high speed program memory
JPS59181829A (ja) * 1983-03-31 1984-10-16 Toshiba Corp 半導体素子の出力バツフア回路
US4558240A (en) * 1983-04-21 1985-12-10 Rca Corporation Multi mode amplifier
US4567387A (en) * 1983-06-30 1986-01-28 Rca Corporation Linear sense amplifier
US4608672A (en) * 1983-07-14 1986-08-26 Honeywell Inc. Semiconductor memory
JPS60105320A (ja) * 1983-11-14 1985-06-10 Nippon Telegr & Teleph Corp <Ntt> レベル変換回路
DE3586736T2 (de) * 1984-10-11 1993-02-18 Hitachi Ltd Halbleiterspeicher.
US4646306A (en) * 1984-12-26 1987-02-24 Thomson Components - Mostek Corporation High-speed parity check circuit
US4638462A (en) * 1985-01-31 1987-01-20 International Business Machines Corporation Self-timed precharge circuit
US4649523A (en) * 1985-02-08 1987-03-10 At&T Bell Laboratories Semiconductor memory with boosted word line
IT1214607B (it) * 1985-05-14 1990-01-18 Ates Componenti Elettron Circuito di precarica per linee di riga di un sistema di memoria, in particolare a celle programmabili.
US4750155A (en) * 1985-09-19 1988-06-07 Xilinx, Incorporated 5-Transistor memory cell which can be reliably read and written
DE3582802D1 (de) * 1985-10-15 1991-06-13 Ibm Leseverstaerker zur verstaerkung von signalen auf einer vorgespannten leitung.
JPS62119818U (ja) * 1986-01-20 1987-07-30
JPS62141319U (ja) * 1986-03-03 1987-09-07
US4764900A (en) * 1986-03-24 1988-08-16 Motorola, Inc. High speed write technique for a memory
FR2608861A1 (fr) * 1986-12-23 1988-06-24 Labo Electronique Physique Circuit amplificateur de lecture pour une memoire ram statique
FR2614743A1 (fr) * 1987-04-29 1988-11-04 Matra Harris Semiconducteurs Circuit integre numerique a prechargement
JPH01164811U (ja) * 1988-05-10 1989-11-17
US4962326B1 (en) * 1988-07-22 1993-11-16 Micron Technology, Inc. Reduced latchup in precharging i/o lines to sense amp signal levels
KR910009444B1 (ko) * 1988-12-20 1991-11-16 삼성전자 주식회사 반도체 메모리 장치
FR2656455B1 (fr) * 1989-12-21 1992-03-13 Bull Sa Circuit de precharge d'un bus de memoire.
GB9007787D0 (en) * 1990-04-06 1990-06-06 Foss Richard C High-speed,small-swing datapath for dram
EP0528799B1 (en) * 1990-05-17 1994-12-21 International Business Machines Corporation Read/write/restore circuit for memory arrays
US5245578A (en) * 1992-08-12 1993-09-14 Micron Technology, Inc. DRAM with a two stage voltage pull-down sense amplifier
US5986914A (en) * 1993-03-31 1999-11-16 Stmicroelectronics, Inc. Active hierarchical bitline memory architecture
US5742544A (en) 1994-04-11 1998-04-21 Mosaid Technologies Incorporated Wide databus architecture
JP2728015B2 (ja) * 1995-03-24 1998-03-18 日本電気株式会社 電荷転送装置
US6081458A (en) * 1998-08-26 2000-06-27 International Business Machines Corp. Memory system having a unidirectional bus and method for communicating therewith
US6046930A (en) * 1998-09-01 2000-04-04 International Business Machines Corporation Memory array and method for writing data to memory
FR2874734A1 (fr) * 2004-08-26 2006-03-03 St Microelectronics Sa Procede de lecture de cellules memoire programmables et effacables electriquement, a precharge anticipee de lignes de bit
US7724593B2 (en) * 2006-07-07 2010-05-25 Rao G R Mohan Memories with front end precharge
US7755961B2 (en) * 2006-07-07 2010-07-13 Rao G R Mohan Memories with selective precharge
US7995409B2 (en) * 2007-10-16 2011-08-09 S. Aqua Semiconductor, Llc Memory with independent access and precharge
US8095853B2 (en) 2007-10-19 2012-01-10 S. Aqua Semiconductor Llc Digital memory with fine grain write operation
US8767493B2 (en) * 2011-06-27 2014-07-01 Taiwan Semiconductor Manufacturing Company, Ltd. SRAM differential voltage sensing apparatus

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS49131545A (ja) * 1973-04-06 1974-12-17

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3521242A (en) * 1967-05-02 1970-07-21 Rca Corp Complementary transistor write and ndro for memory cell
US3747078A (en) * 1972-06-28 1973-07-17 Ibm Compensation technique for variations in bit line impedance
DE2309192C3 (de) * 1973-02-23 1975-08-14 Siemens Ag, 1000 Berlin Und 8000 Muenchen Regenerierschaltung nach Art eines getasteten Flipflops und Verfahren zum Betrieb einer solchen Regenerierschaltung
US3909631A (en) * 1973-08-02 1975-09-30 Texas Instruments Inc Pre-charge voltage generating system
US3995215A (en) * 1974-06-26 1976-11-30 International Business Machines Corporation Test technique for semiconductor memory array
US3971004A (en) * 1975-03-13 1976-07-20 Rca Corporation Memory cell with decoupled supply voltage while writing
US4063225A (en) * 1976-03-08 1977-12-13 Rca Corporation Memory cell and array
US4044341A (en) * 1976-03-22 1977-08-23 Rca Corporation Memory array
DE2630797C2 (de) * 1976-07-08 1978-08-10 Siemens Ag, 1000 Berlin Und 8000 Muenchen Funktionsgenerator zur Erzeugung einer Spannung an einem Knoten, an den den Bitleitungen eines MOS-Speichers zugeordnete Flip-Flops aus MOS-Transistoren angeschlossen sind
US4099265A (en) * 1976-12-22 1978-07-04 Motorola, Inc. Sense line balance circuit for static random access memory

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS49131545A (ja) * 1973-04-06 1974-12-17

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59154692A (ja) * 1983-02-23 1984-09-03 Toshiba Corp 半導体記憶装置

Also Published As

Publication number Publication date
GB2028044A (en) 1980-02-27
US4208730A (en) 1980-06-17
IT7924608A0 (it) 1979-07-24
DE2932019A1 (de) 1980-02-14
DE2932019C2 (de) 1984-11-08
FR2433224A1 (fr) 1980-03-07
JPS5913115B2 (ja) 1984-03-27
FR2433224B1 (ja) 1984-12-28
GB2028044B (en) 1982-10-27
IT1122304B (it) 1986-04-23

Similar Documents

Publication Publication Date Title
JPS5525897A (en) Precharging circuit for memory arrangement
JPS558696A (en) Nonnvolatile memory
JPS54162934A (en) Read only memory
DE3070410D1 (en) Integrated memory circuit
JPS54159827A (en) Memory circuit
GB2039432B (en) Electronic memory unit
DE2967321D1 (en) High density memory system
JPS54124941A (en) Memory system
JPS5552274A (en) Nonnvolatile memory
GB2037521B (en) Memory device
JPS5525895A (en) Memory system
JPS54128233A (en) Logic circuit
GB2022355B (en) Special effects memory system
GB2025096B (en) Memory board withlogical address modification
GB2012137B (en) Logic circuit
JPS5580360A (en) Nonnvolatile semiconductor memory
JPS5589968A (en) Memory system
JPS54132136A (en) Memory system
JPS54142925A (en) Memory
GB2029147B (en) Memory control circuits
JPS54111789A (en) Nonnvolatile semiconductor memory
JPS5593593A (en) Semiconductor memory
GB2014767B (en) Memory devices
JPS5683884A (en) Multiiaccess memory
JPS567292A (en) Dsemiconductor memory