JPS55116126A - Multiplexer channel system - Google Patents

Multiplexer channel system

Info

Publication number
JPS55116126A
JPS55116126A JP2410779A JP2410779A JPS55116126A JP S55116126 A JPS55116126 A JP S55116126A JP 2410779 A JP2410779 A JP 2410779A JP 2410779 A JP2410779 A JP 2410779A JP S55116126 A JPS55116126 A JP S55116126A
Authority
JP
Japan
Prior art keywords
subchannel
sch
control words
memory
sccw
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2410779A
Other languages
Japanese (ja)
Other versions
JPS5856887B2 (en
Inventor
Tetsuji Ogawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP2410779A priority Critical patent/JPS5856887B2/en
Publication of JPS55116126A publication Critical patent/JPS55116126A/en
Publication of JPS5856887B2 publication Critical patent/JPS5856887B2/en
Expired legal-status Critical Current

Links

Abstract

PURPOSE: To reduce memory capacity by providing the subchannel memory of a multiplexer channel with an area where unit control words and subchannel constitution control words are stored.
CONSTITUTION: In subchannel memory 10 of a multiplexer channel which puts several input-output controllers into operation, unit control words UCW allotted to all of I/Os and subchannel constitution control words SCCW allotted by groups of continuous I/O addresses obtained by grouping are stored. Each SCCW has an area for holding a discrimination bit showing whether shared subchannel SCH has been allotted to I/Os of groups, a bit indicating the number of units sharing SCH, addresses of units, and the state of input-output operation. Once the address of I/O is sent from CPU, SCH status register 15 reads SCCW from memory 10 to check whether SCH should be shared or not, so that UCW will operate as shared or dedicated one.
COPYRIGHT: (C)1980,JPO&Japio
JP2410779A 1979-02-28 1979-02-28 Multiplexer channel method Expired JPS5856887B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2410779A JPS5856887B2 (en) 1979-02-28 1979-02-28 Multiplexer channel method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2410779A JPS5856887B2 (en) 1979-02-28 1979-02-28 Multiplexer channel method

Publications (2)

Publication Number Publication Date
JPS55116126A true JPS55116126A (en) 1980-09-06
JPS5856887B2 JPS5856887B2 (en) 1983-12-17

Family

ID=12129108

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2410779A Expired JPS5856887B2 (en) 1979-02-28 1979-02-28 Multiplexer channel method

Country Status (1)

Country Link
JP (1) JPS5856887B2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62235668A (en) * 1986-04-04 1987-10-15 Nec Corp Multiple control device for data transfer
JPS6389953A (en) * 1986-10-03 1988-04-20 Nec Corp Input/output processor
US9984015B2 (en) 2014-02-28 2018-05-29 Hewlett-Packard Development Company, L.P. Computing system control

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62235668A (en) * 1986-04-04 1987-10-15 Nec Corp Multiple control device for data transfer
JPS6389953A (en) * 1986-10-03 1988-04-20 Nec Corp Input/output processor
US9984015B2 (en) 2014-02-28 2018-05-29 Hewlett-Packard Development Company, L.P. Computing system control

Also Published As

Publication number Publication date
JPS5856887B2 (en) 1983-12-17

Similar Documents

Publication Publication Date Title
JPS55116126A (en) Multiplexer channel system
JPS55124830A (en) Input and output control system
JPS5627461A (en) File share control system
JPS55105760A (en) Memory control unit
JPS5660933A (en) Information processor
JPS5563422A (en) Data transfer system
JPS53129923A (en) Control system for input/output device
JPS54156433A (en) Buffer memory control system
JPS57105058A (en) Dma transfer system between banks
JPS55115151A (en) Duplex system
JPS5782266A (en) Page memory control system
JPS5544657A (en) Decentralized control system
JPS5759220A (en) Data transfer system
JPS54133843A (en) Memory control system
JPS5421231A (en) Data input system
JPS5622124A (en) Data transfer system
JPS57197661A (en) Multiplex controlling system for file memory
JPS52110537A (en) Multiple data processing system
JPS53112041A (en) Data processor
JPS5528101A (en) Constitution control system of main memory
JPS5351934A (en) Sub channel metal access control system
JPS5464435A (en) Information shunting processing system in channel unit
JPS55121526A (en) Data input-output control system
JPS5498125A (en) Control storage unit of computer
JPS55153023A (en) Address modification control system