JPS54156433A - Buffer memory control system - Google Patents
Buffer memory control systemInfo
- Publication number
- JPS54156433A JPS54156433A JP6515378A JP6515378A JPS54156433A JP S54156433 A JPS54156433 A JP S54156433A JP 6515378 A JP6515378 A JP 6515378A JP 6515378 A JP6515378 A JP 6515378A JP S54156433 A JPS54156433 A JP S54156433A
- Authority
- JP
- Japan
- Prior art keywords
- information
- buffer memory
- memory
- circuit
- control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
PURPOSE: To enable to establish greater capacity with less number in the circuit elements, by using RAM for the buffer memory and discriminating the propriety of the information exchange among units through the control of no-passing with the buffer memory control circuit.
CONSTITUTION: To feed information between the units 1 and 2, the information is fed to the buffer memory 3 and also to the response control circuits 4 and 5. RAM is used as the memory 3. The counters 6 and 7 give adderss to the memory 3, 1 only adds with one information exchange, FF circuits 8 and 9 are inverted with overflow, and the output is fed to the buffer memory control circuit 10. Assuming that the information is transferred from the unit 2 to 1, the information is transferred from the unit 2 to the memory 3. Simultaneously, request is made to sore the information of the unit 2 to the memory 3, for the circuit 10 through the circuit 5. The circuit 10 performs comparison of the output of the counters 6 and 7 and FF 8,9, to discriminate the permission, waiting and failure of the information exchange with the control of no-passing.
COPYRIGHT: (C)1979,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53065153A JPS5922979B2 (en) | 1978-05-31 | 1978-05-31 | Buffer memory control method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53065153A JPS5922979B2 (en) | 1978-05-31 | 1978-05-31 | Buffer memory control method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS54156433A true JPS54156433A (en) | 1979-12-10 |
JPS5922979B2 JPS5922979B2 (en) | 1984-05-30 |
Family
ID=13278643
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP53065153A Expired JPS5922979B2 (en) | 1978-05-31 | 1978-05-31 | Buffer memory control method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5922979B2 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60192040U (en) * | 1984-05-25 | 1985-12-20 | 沖電気工業株式会社 | Control processing unit for input/output devices |
JPS6429926A (en) * | 1987-07-24 | 1989-01-31 | Matsushita Electric Ind Co Ltd | Fifo circuit |
JPH077327B2 (en) * | 1991-02-19 | 1995-01-30 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Data transfer method |
WO2000079378A1 (en) * | 1999-06-22 | 2000-12-28 | Seiko Epson Corporation | First-in first-out storage device |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0344247Y2 (en) * | 1986-03-31 | 1991-09-18 |
-
1978
- 1978-05-31 JP JP53065153A patent/JPS5922979B2/en not_active Expired
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60192040U (en) * | 1984-05-25 | 1985-12-20 | 沖電気工業株式会社 | Control processing unit for input/output devices |
JPS6429926A (en) * | 1987-07-24 | 1989-01-31 | Matsushita Electric Ind Co Ltd | Fifo circuit |
JPH077327B2 (en) * | 1991-02-19 | 1995-01-30 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Data transfer method |
WO2000079378A1 (en) * | 1999-06-22 | 2000-12-28 | Seiko Epson Corporation | First-in first-out storage device |
US6772280B1 (en) | 1999-06-22 | 2004-08-03 | Seiko Epson Corporation | First-in first-out storage device |
Also Published As
Publication number | Publication date |
---|---|
JPS5922979B2 (en) | 1984-05-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS55153024A (en) | Bus control system | |
JPS56114063A (en) | Multiprocessor | |
JPS54156433A (en) | Buffer memory control system | |
JPS51135441A (en) | Load control unit | |
JPS5363935A (en) | Memory address control system | |
JPS539434A (en) | Data processor system | |
JPS54161854A (en) | Input/output control system for information processor | |
JPS5611506A (en) | Sequence controller | |
JPS5466732A (en) | Data buffer control unit in data transfer unit | |
JPS526032A (en) | Main storage control unit | |
JPS51113431A (en) | Coupling control system between input-output buses | |
JPS5394836A (en) | Data process system | |
JPS56143038A (en) | Data processing system | |
JPS5692666A (en) | Reserve system for input and output device | |
JPS52110537A (en) | Multiple data processing system | |
JPS5487140A (en) | Data transfer control system | |
JPS55150032A (en) | Data transfer system | |
JPS5783864A (en) | Multiprocessor system | |
JPS5434728A (en) | Input/output control system | |
JPS52141943A (en) | Elevator group control system | |
JPS55105725A (en) | Multiplex data processing system | |
JPS52149932A (en) | Channel interrupt control system | |
JPS5384657A (en) | Multiprocessor system | |
JPS56135260A (en) | Inter-processor information transfer system | |
JPS54104247A (en) | Information processing system |