JPS551149A - Semiconductor device - Google Patents

Semiconductor device

Info

Publication number
JPS551149A
JPS551149A JP7441778A JP7441778A JPS551149A JP S551149 A JPS551149 A JP S551149A JP 7441778 A JP7441778 A JP 7441778A JP 7441778 A JP7441778 A JP 7441778A JP S551149 A JPS551149 A JP S551149A
Authority
JP
Japan
Prior art keywords
regions
region
type
layer
grow
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP7441778A
Other languages
Japanese (ja)
Inventor
Yoshio Agata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP7441778A priority Critical patent/JPS551149A/en
Publication of JPS551149A publication Critical patent/JPS551149A/en
Pending legal-status Critical Current

Links

Landscapes

  • Element Separation (AREA)
  • Bipolar Transistors (AREA)

Abstract

PURPOSE: To provide a semiconductor device wherein separating regions and a buried region are provided, two semiconductor layers are laminated thereon and caused to grow and subjected to heat treatment to integrate separating regions, and an element is formed on the separated region, thereby to obtain a high pressure resisting element.
CONSTITUTION: Two P+ resions 12 are diffusion-formed on a P type Si substrate and an N+ type buried region 13 is provided on the substrate 11 between said two regions. Then, an N type layer 16 is caused to grow in vapor phase on the whole surface of the substrate 11, and on said N type layer 16 two P type regions 17 corresponding to the regions 12 are provided. Further, on the whole surface of said layer 16 an N type layer 18 is caused to grow in vapor phase and on said N type layer 18, where P type regions 19 are formed in correspondence to said regions 17. Thereafter, these regions are subjected to a high temperature heat treatment for a short period of time or a low-temperature heat treatment for a long period of time to cause the region 12, 17, and 19 to rise and fall respectively, thereby to integrated them, and the region 13 is swollen upward. Then, an element region 20 is formd in the layer 18 separated by integration. According to this arrangement, a depletion layer from the region 20 does not come into contact with the region 13, and the pressure resistance is improved.
COPYRIGHT: (C)1980,JPO&Japio
JP7441778A 1978-06-19 1978-06-19 Semiconductor device Pending JPS551149A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7441778A JPS551149A (en) 1978-06-19 1978-06-19 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7441778A JPS551149A (en) 1978-06-19 1978-06-19 Semiconductor device

Publications (1)

Publication Number Publication Date
JPS551149A true JPS551149A (en) 1980-01-07

Family

ID=13546589

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7441778A Pending JPS551149A (en) 1978-06-19 1978-06-19 Semiconductor device

Country Status (1)

Country Link
JP (1) JPS551149A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4794443A (en) * 1984-05-28 1988-12-27 Canon Kabushiki Kaisha Semiconductor device and process for producing same

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4794443A (en) * 1984-05-28 1988-12-27 Canon Kabushiki Kaisha Semiconductor device and process for producing same

Similar Documents

Publication Publication Date Title
JPS5591862A (en) Semiconductor device
JPS5563840A (en) Semiconductor integrated device
JPS54155770A (en) Manufacture of semiconductor device
JPS551149A (en) Semiconductor device
JPS5459090A (en) Semiconductor device and its manufacture
JPS551148A (en) Semiconductor device
JPS5420671A (en) Production of semiconductor devices
JPS533066A (en) Electrode formation method
JPS5458381A (en) Manufacture for semiconductor device
JPS5243385A (en) Process for production of semiconductor integrated circuit
JPS57164560A (en) Manufacture of semiconductor integrated circuit device
JPS5252379A (en) Semiconductor device
JPS52153373A (en) Preparation of semiconductor device
JPS5371576A (en) Manufacture of semiconductor device
JPS522180A (en) Method of fabricating mos semiconductor integrated circuit
JPS5561056A (en) High resistance structure of integrated circuit
JPS57162356A (en) Integrated circuit device
JPS5541789A (en) Integrated semiconductor device and manufacturing the same
JPS5317283A (en) Production of semiconductor device
JPS5335375A (en) Heating method
JPS5327376A (en) Forming method of high resistanc e layer
JPS5399782A (en) Semiconductor integrated circuit device and its manufacture
JPS5331966A (en) Production of semiconductor device
JPS53130979A (en) Manufacture for semiconductor device
JPS5356981A (en) Production of semiconductor device