JPS55110323A - Method and device for bus use control - Google Patents

Method and device for bus use control

Info

Publication number
JPS55110323A
JPS55110323A JP1708679A JP1708679A JPS55110323A JP S55110323 A JPS55110323 A JP S55110323A JP 1708679 A JP1708679 A JP 1708679A JP 1708679 A JP1708679 A JP 1708679A JP S55110323 A JPS55110323 A JP S55110323A
Authority
JP
Japan
Prior art keywords
bus
signal
gate unit
outputted
counter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1708679A
Other languages
Japanese (ja)
Other versions
JPS5913763B2 (en
Inventor
Keiichi Tomizawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Original Assignee
Fuji Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd filed Critical Fuji Electric Co Ltd
Priority to JP54017086A priority Critical patent/JPS5913763B2/en
Publication of JPS55110323A publication Critical patent/JPS55110323A/en
Publication of JPS5913763B2 publication Critical patent/JPS5913763B2/en
Expired legal-status Critical Current

Links

Abstract

PURPOSE: To realize the bus use control of processor systems, using an parallel type common bus, in a simple and easy-to-extend method by employing a fundamental clock generator, reset unit, counter, comparator, and gate unit.
CONSTITUTION: When bus request signal RQi is outputted from processor (i), bus-use request signal BRQi is outputted. When bus-use permission signal PMTi is returned from bus-use controller 100, gate unit 104 is opened. Counter 102, on the other hand, counts fundamental clocks CLK while synchronizing with the counter of another processor by synchronizing signal TE. When its count value agrees with a characteristic number preset to preset unit 101, a signal is outputted by comparator 103 and inputted via gate unit 104WFF2 to output bus-use signal BSY and also to suppress bus request signal BRQi while closing gate unit 104. In this way, processors can be incorporated in the precedence, so that the number of processors can easily be increased.
COPYRIGHT: (C)1980,JPO&Japio
JP54017086A 1979-02-16 1979-02-16 Bus usage control method and device Expired JPS5913763B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP54017086A JPS5913763B2 (en) 1979-02-16 1979-02-16 Bus usage control method and device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP54017086A JPS5913763B2 (en) 1979-02-16 1979-02-16 Bus usage control method and device

Publications (2)

Publication Number Publication Date
JPS55110323A true JPS55110323A (en) 1980-08-25
JPS5913763B2 JPS5913763B2 (en) 1984-03-31

Family

ID=11934165

Family Applications (1)

Application Number Title Priority Date Filing Date
JP54017086A Expired JPS5913763B2 (en) 1979-02-16 1979-02-16 Bus usage control method and device

Country Status (1)

Country Link
JP (1) JPS5913763B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58119069A (en) * 1982-01-06 1983-07-15 Hitachi Ltd Decentralized contention control system
JPH02500306A (en) * 1986-12-23 1990-02-01 ベル、コミュニケーションズ、リサーチ、インコーポレーテッド Parallel processing state consistency

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58119069A (en) * 1982-01-06 1983-07-15 Hitachi Ltd Decentralized contention control system
JPH0343658B2 (en) * 1982-01-06 1991-07-03 Hitachi Ltd
JPH02500306A (en) * 1986-12-23 1990-02-01 ベル、コミュニケーションズ、リサーチ、インコーポレーテッド Parallel processing state consistency

Also Published As

Publication number Publication date
JPS5913763B2 (en) 1984-03-31

Similar Documents

Publication Publication Date Title
MY111733A (en) System bus preemt for 80386 when running in an 80386/ 82385 microcomputer system with arbitration.
JPS5464941A (en) Weight generator circuit
JPS55110323A (en) Method and device for bus use control
JPS5338373A (en) Ic for watch
JPS5719822A (en) Information processor
JPS5388527A (en) Terminal unit equipped with alarming device for maintenance
JPS53105947A (en) Data transfer system by bank switching of memory
JPS5682926A (en) Hang detecting circuit
JPS559283A (en) Interface circuit system for floppy disc for microcomputer
JPS5445550A (en) Digital protection control unit
JPS5652429A (en) Interface circuit of input/output device
JPS5710856A (en) Magnetic disk control device
JPS5460537A (en) Interruption control unit
JPS52106642A (en) Data transfer unit
JPS5663629A (en) Buffer control device
JPS558635A (en) Storage device control system
JPS54122943A (en) Synchronizing unit
JPS5475257A (en) Manual clock count control system
JPS56143036A (en) Response synchronizing system
JPS54127248A (en) Arithmetic controller
JPS55135928A (en) Interruption processing system
JPS5368138A (en) Interrupt priority determining circuit
JPS5659304A (en) Interface device for sequence control
JPS5459050A (en) Charge computer
JPS5286741A (en) Information processing unit