JPS55108025A - Data transfer system between microcomputers - Google Patents

Data transfer system between microcomputers

Info

Publication number
JPS55108025A
JPS55108025A JP1388179A JP1388179A JPS55108025A JP S55108025 A JPS55108025 A JP S55108025A JP 1388179 A JP1388179 A JP 1388179A JP 1388179 A JP1388179 A JP 1388179A JP S55108025 A JPS55108025 A JP S55108025A
Authority
JP
Japan
Prior art keywords
cpu
buses
data transfer
incorporated
control terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1388179A
Other languages
Japanese (ja)
Inventor
Shigeru Ebihara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP1388179A priority Critical patent/JPS55108025A/en
Publication of JPS55108025A publication Critical patent/JPS55108025A/en
Pending legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)

Abstract

PURPOSE: To increase the efficiency of computer usage, by reducing the data transfer time at computers so that the data transfer can always be available when the opposing computer is available for reception of interruption.
CONSTITUTION: CPU1, CPU2 incorporated in the microcomputers MC1, MC2 respectively are connected with a plurality of data buses B0WB11, and on the way of the buses B0WB11, the buffer registers BR1, BR2 are inserted so that the input side is anti-parallel. Further, when write-in instruction WS1 is given to the control terminal C1 with the register BR1, the data stored in the general register GR1 incorporated in CPU1 is written in via the buses B0WB11, and when readout instruction RS1 is given to the control terminal E1, the data written in the itself is transferred to the general register RG2 incorporated in CPU2 via the buses B0WB11, and when the write-in for itself is finished, output is delivered to the control terminal X1 to give interruption to CPU2 via monostable multivibrator OS1.
COPYRIGHT: (C)1980,JPO&Japio
JP1388179A 1979-02-09 1979-02-09 Data transfer system between microcomputers Pending JPS55108025A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1388179A JPS55108025A (en) 1979-02-09 1979-02-09 Data transfer system between microcomputers

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1388179A JPS55108025A (en) 1979-02-09 1979-02-09 Data transfer system between microcomputers

Publications (1)

Publication Number Publication Date
JPS55108025A true JPS55108025A (en) 1980-08-19

Family

ID=11845541

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1388179A Pending JPS55108025A (en) 1979-02-09 1979-02-09 Data transfer system between microcomputers

Country Status (1)

Country Link
JP (1) JPS55108025A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5962966A (en) * 1982-09-30 1984-04-10 Shin Meiwa Ind Co Ltd Data transfer circuit between cpus
JPS60181959A (en) * 1984-02-29 1985-09-17 Toshiba Corp Multi-processor system

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5962966A (en) * 1982-09-30 1984-04-10 Shin Meiwa Ind Co Ltd Data transfer circuit between cpus
JPS60181959A (en) * 1984-02-29 1985-09-17 Toshiba Corp Multi-processor system
JPH0120460B2 (en) * 1984-02-29 1989-04-17 Tokyo Shibaura Electric Co

Similar Documents

Publication Publication Date Title
JPS55153024A (en) Bus control system
JPS55143635A (en) Input-output controller
JPS55108025A (en) Data transfer system between microcomputers
JPS54103649A (en) Data transmission control system between arithmetic control elements
JPS5515521A (en) Computer combination system
JPS55154623A (en) Input and output control system
JPS55103664A (en) Multiprocessor system
JPS5563422A (en) Data transfer system
JPS641049A (en) Parallel computer
JPS5338236A (en) Multi-computer system
JPS5563423A (en) Data transfer system
JPS55115151A (en) Duplex system
JPS55157027A (en) Input and output transfer control unit
JPS54151331A (en) Data processor
JPS5685176A (en) Picture data compressing device
JPS5563455A (en) Memory system
JPS5717058A (en) Control system of microprogram
JPS56118164A (en) Processor of video information
JPS54133042A (en) Direct memory access system in multi processor
JPS61166666A (en) Information processing system
JPS5687149A (en) Memory access control system
JPS5487140A (en) Data transfer control system
JPS5783864A (en) Multiprocessor system
JPS54101235A (en) Operational processor
JPS54157444A (en) Memory control system