JPS5489449A - Multiplier circuit - Google Patents
Multiplier circuitInfo
- Publication number
- JPS5489449A JPS5489449A JP15651377A JP15651377A JPS5489449A JP S5489449 A JPS5489449 A JP S5489449A JP 15651377 A JP15651377 A JP 15651377A JP 15651377 A JP15651377 A JP 15651377A JP S5489449 A JPS5489449 A JP S5489449A
- Authority
- JP
- Japan
- Prior art keywords
- register
- multiplication
- alu
- selector
- multiplier circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/52—Multiplying; Dividing
- G06F7/523—Multiplying only
- G06F7/527—Multiplying only in serial-parallel fashion, i.e. one operand being entered serially and the other in parallel
- G06F7/5272—Multiplying only in serial-parallel fashion, i.e. one operand being entered serially and the other in parallel with row wise addition of partial products
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
Abstract
PURPOSE:To obtain a multiplier circuit which can perform the multiplication to a register outside LSI, by providing an external register, a selector and a micro instruction register in a LSI multiplier circuit which incorporates a general-purpose register, an auxiliary register and an ALU. CONSTITUTION:Internal multiplication is set in register Rb103, and a multiplicand is put in register Ra104. A port 105 causes contents of registers 103 and 104 to pass through, and B port 106 causes contents of only register 103 to pass through. Data inputted to ALU 101 of selector 111 is selected, and the output of LSB of Q register 109 is inputted as a SEL signal. Then, A or B is selected by the SEL signal, and data is outputted. Shifter 102 shifts the output of ALU to the right. Data of a main memory, etc., is put in external register 110, and the multiplication between in ternal register as well as the multiplication between the internal register and the external registers can be performed by micro instruction register 112 and the SEL signal of selector 111.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15651377A JPS5489449A (en) | 1977-12-27 | 1977-12-27 | Multiplier circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15651377A JPS5489449A (en) | 1977-12-27 | 1977-12-27 | Multiplier circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5489449A true JPS5489449A (en) | 1979-07-16 |
Family
ID=15629408
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP15651377A Pending JPS5489449A (en) | 1977-12-27 | 1977-12-27 | Multiplier circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5489449A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59208644A (en) * | 1983-05-12 | 1984-11-27 | Nec Corp | Data processor |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4958721A (en) * | 1972-06-20 | 1974-06-07 |
-
1977
- 1977-12-27 JP JP15651377A patent/JPS5489449A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4958721A (en) * | 1972-06-20 | 1974-06-07 |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59208644A (en) * | 1983-05-12 | 1984-11-27 | Nec Corp | Data processor |
JPH0381176B2 (en) * | 1983-05-12 | 1991-12-27 | Nippon Electric Co |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0884674A3 (en) | Arithmetic and logic unit with accumulator and parallel register | |
KR890015121A (en) | Division calculator | |
JPS54159831A (en) | Adder and subtractor for numbers different in data length using counter circuit | |
JPS54117646A (en) | Computer | |
JPS5489449A (en) | Multiplier circuit | |
JPS55138156A (en) | Information processor | |
JPS5595148A (en) | Binary arithmetic circuit | |
JPS5489450A (en) | Operation circuit | |
JPS56101266A (en) | Processor for signal processing | |
JPS5489451A (en) | Divider circuit | |
JPS5386539A (en) | Arithmetic unit | |
JPS5748141A (en) | Address conversion system | |
JPS53116750A (en) | Portable electronic unit | |
JPS55164942A (en) | Division circuit | |
JPS5580152A (en) | Multiplication system | |
JPS5447451A (en) | Arithmetic unit | |
JPS54104216A (en) | Receiver for digital multi-frequency signal | |
JPS55108051A (en) | Buffer system for data in multiplier | |
SU710042A1 (en) | Coincidence-type adder | |
JPS5539920A (en) | Pipeline multiplication system | |
JPS54100633A (en) | Miniature electronic computer | |
JPS55110343A (en) | Arithmetic circuit | |
JPS54162431A (en) | Arithmetic control unit | |
JPS5489448A (en) | Divider circuit | |
JPS5629764A (en) | Electronic desk computer |