JPS5480010A - Memory sharing system for time division exchange - Google Patents

Memory sharing system for time division exchange

Info

Publication number
JPS5480010A
JPS5480010A JP14710077A JP14710077A JPS5480010A JP S5480010 A JPS5480010 A JP S5480010A JP 14710077 A JP14710077 A JP 14710077A JP 14710077 A JP14710077 A JP 14710077A JP S5480010 A JPS5480010 A JP S5480010A
Authority
JP
Japan
Prior art keywords
unit
memory
time division
auxiliary
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP14710077A
Other languages
English (en)
Inventor
Masao Wanami
Yoshiaki Tokita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP14710077A priority Critical patent/JPS5480010A/ja
Publication of JPS5480010A publication Critical patent/JPS5480010A/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
JP14710077A 1977-12-09 1977-12-09 Memory sharing system for time division exchange Pending JPS5480010A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14710077A JPS5480010A (en) 1977-12-09 1977-12-09 Memory sharing system for time division exchange

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14710077A JPS5480010A (en) 1977-12-09 1977-12-09 Memory sharing system for time division exchange

Publications (1)

Publication Number Publication Date
JPS5480010A true JPS5480010A (en) 1979-06-26

Family

ID=15422489

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14710077A Pending JPS5480010A (en) 1977-12-09 1977-12-09 Memory sharing system for time division exchange

Country Status (1)

Country Link
JP (1) JPS5480010A (ja)

Similar Documents

Publication Publication Date Title
JPS55143635A (en) Input-output controller
JPS5480010A (en) Memory sharing system for time division exchange
CH613790A5 (en) Arrangement for controlling the temporary storage of data, to be transmitted between two functional units of a data processing system, in a buffer memory
JPS54109728A (en) Memory device
JPS559213A (en) Communication control unit
JPS53126828A (en) Storage control unit
JPS5688524A (en) Channel controller
JPS5336149A (en) Information processing system
JPS526032A (en) Main storage control unit
JPS54161854A (en) Input/output control system for information processor
JPS57204935A (en) Dynamic address conversion system for channel device
JPS5640933A (en) Computer coupling device
JPS563496A (en) Memory control circuit
JPS5786968A (en) Doubled computer system
JPS5692666A (en) Reserve system for input and output device
JPS5489434A (en) Memory access control processing system
JPS5475231A (en) Buffer memory control system
JPS5335335A (en) Buffer storage
JPS56168251A (en) Data transfer buffer system
JPS5543615A (en) Multiple channel control system
JPS5457926A (en) Dynamic buffer memory control system
JPS5573982A (en) Address conversion unit of data transfer unit
JPS5745659A (en) Memory address managing device
JPS569826A (en) Channel controller
JPS5544657A (en) Decentralized control system