JPS5457926A - Dynamic buffer memory control system - Google Patents

Dynamic buffer memory control system

Info

Publication number
JPS5457926A
JPS5457926A JP12479877A JP12479877A JPS5457926A JP S5457926 A JPS5457926 A JP S5457926A JP 12479877 A JP12479877 A JP 12479877A JP 12479877 A JP12479877 A JP 12479877A JP S5457926 A JPS5457926 A JP S5457926A
Authority
JP
Japan
Prior art keywords
memory
buffer
reserved
case
memories
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP12479877A
Other languages
Japanese (ja)
Other versions
JPS5837576B2 (en
Inventor
Hiroshi Kobayashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP52124798A priority Critical patent/JPS5837576B2/en
Publication of JPS5457926A publication Critical patent/JPS5457926A/en
Publication of JPS5837576B2 publication Critical patent/JPS5837576B2/en
Expired legal-status Critical Current

Links

Abstract

PURPOSE: To make it possible to perform a corresponding control operation even in case of the mixture of use request, while performing the processing in the alternate buffer system when both buffer memories can be reserved in a memory management routine, and executing transfer by using one buffer memory when only one buffer memory can be reserved.
CONSTITUTION: This system is provided with an input/output device such as card reader 16 and a data processing unit consisting of main memory 1 including CPU, and in case of the data read from reader 16 or the data write to reader 16, data is stored in buffer memory 12 temporarily. Here, memory management routine 6 is provided; and in case that the reservation of buffer memories 12-1 and 12-2 is requested to routine 6 by the input/output management system, the processing is performed in the alternate buffer system when both memories 12-1 and 12-2 can be reserved, and transfer is executed with memory 12-1 when only one memory can be reserved. As a result, the corresponding processing operation can be performed even in case of the mixture of use request for buffer memories
COPYRIGHT: (C)1979,JPO&Japio
JP52124798A 1977-10-18 1977-10-18 Dynamic buffer memory control method Expired JPS5837576B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP52124798A JPS5837576B2 (en) 1977-10-18 1977-10-18 Dynamic buffer memory control method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP52124798A JPS5837576B2 (en) 1977-10-18 1977-10-18 Dynamic buffer memory control method

Publications (2)

Publication Number Publication Date
JPS5457926A true JPS5457926A (en) 1979-05-10
JPS5837576B2 JPS5837576B2 (en) 1983-08-17

Family

ID=14894377

Family Applications (1)

Application Number Title Priority Date Filing Date
JP52124798A Expired JPS5837576B2 (en) 1977-10-18 1977-10-18 Dynamic buffer memory control method

Country Status (1)

Country Link
JP (1) JPS5837576B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62135929A (en) * 1985-12-09 1987-06-18 Nec Corp File input and output system
JPH05201538A (en) * 1992-10-19 1993-08-10 Denka Consult & Eng Co Ltd Separation removing method for stuck powder inside transport pipe

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50110534A (en) * 1974-02-08 1975-08-30
JPS51101432A (en) * 1975-03-04 1976-09-07 Hitachi Ltd DEETABATSU FUASEIGYO HOSHIKI
JPS51112143A (en) * 1975-03-27 1976-10-04 Nec Corp Information transfer control system
JPS5212539A (en) * 1975-07-18 1977-01-31 Matsushita Electric Ind Co Ltd Card information memory device

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50110534A (en) * 1974-02-08 1975-08-30
JPS51101432A (en) * 1975-03-04 1976-09-07 Hitachi Ltd DEETABATSU FUASEIGYO HOSHIKI
JPS51112143A (en) * 1975-03-27 1976-10-04 Nec Corp Information transfer control system
JPS5212539A (en) * 1975-07-18 1977-01-31 Matsushita Electric Ind Co Ltd Card information memory device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62135929A (en) * 1985-12-09 1987-06-18 Nec Corp File input and output system
JPH05201538A (en) * 1992-10-19 1993-08-10 Denka Consult & Eng Co Ltd Separation removing method for stuck powder inside transport pipe

Also Published As

Publication number Publication date
JPS5837576B2 (en) 1983-08-17

Similar Documents

Publication Publication Date Title
JPS5652454A (en) Input/output control method of variable word length memory
GB2011682A (en) Instruction buffer in computer
JPS55143635A (en) Input-output controller
JPS5457926A (en) Dynamic buffer memory control system
JPS564857A (en) Access system for memory unit
JPS54146555A (en) Data transfer system between processors
JPS5398741A (en) High level recording and processing system
JPS54122059A (en) Inter-processor information transfer system
JPS53105139A (en) Dynamic main memory controller
JPS55154623A (en) Input and output control system
JPS56118165A (en) Processor of video information
JPS55125598A (en) Restoration system of memory content
JPS5533282A (en) Buffer control system
JPS5750378A (en) Control system of data processor
JPS55157027A (en) Input and output transfer control unit
JPS5593580A (en) Buffer memory control system
JPS5759222A (en) Dma data transfer system
JPS5659339A (en) Input/output control unit
JPS54101235A (en) Operational processor
JPS57209525A (en) Access controlling system for channel buffer
JPS5597655A (en) Memory access system
JPS5475231A (en) Buffer memory control system
JPS57204935A (en) Dynamic address conversion system for channel device
JPS53116041A (en) System controller
JPS5712469A (en) Buffer memory control system