JPS54122915A - Signal multiplex circuit - Google Patents
Signal multiplex circuitInfo
- Publication number
- JPS54122915A JPS54122915A JP3024178A JP3024178A JPS54122915A JP S54122915 A JPS54122915 A JP S54122915A JP 3024178 A JP3024178 A JP 3024178A JP 3024178 A JP3024178 A JP 3024178A JP S54122915 A JPS54122915 A JP S54122915A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- signal
- signals
- time sharing
- inputting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L5/00—Arrangements affording multiple use of the transmission path
- H04L5/22—Arrangements affording multiple use of the transmission path using time-division multiplexing
- H04L5/24—Arrangements affording multiple use of the transmission path using time-division multiplexing with start-stop synchronous converters
- H04L5/245—Arrangements affording multiple use of the transmission path using time-division multiplexing with start-stop synchronous converters with a number of discharge tubes or semiconductor elements which successively connect the different channels to the transmission channels
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Computer Networks & Wireless Communication (AREA)
- Arrangements For Transmission Of Measured Signals (AREA)
- Input From Keyboards Or The Like (AREA)
- Manipulation Of Pulses (AREA)
- Time-Division Multiplex Systems (AREA)
Abstract
PURPOSE:To make easy circuit integration by reducing the number of circuit elements, through the constitution that the chattering prevention circuit of th signal multiplex circuit of time sharing system can be used commonly to the external input. CONSTITUTION:A plurality of parallel signals S1 to S4 are converted into serial time sharing multiplex signal. The AND circuits 111 to 114 inputting the signals C1 to C4 to be synchronized and the OR circuit 12 inputting the output of the circuit 11, are provided and further, the latch circuit 13 inputting the clock pulse phic is provided, allowing the signal read-in distance of the circuit 13 to be more than the chattering generation time of the signals S1 to S4. Or, the dynamic ROM21 converting the parallel signals S1 to S4 into serial time sharing multiplex signal and the latch circuit 25 respectively reading in each signal in time sharing with the ROM 21 are provided, and the read-in distance of the circuit 25 is taken more than the chattering generation time of the signals S1 to S4 with the clock pulse phiD.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3024178A JPS54122915A (en) | 1978-03-16 | 1978-03-16 | Signal multiplex circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3024178A JPS54122915A (en) | 1978-03-16 | 1978-03-16 | Signal multiplex circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS54122915A true JPS54122915A (en) | 1979-09-22 |
JPS6255336B2 JPS6255336B2 (en) | 1987-11-19 |
Family
ID=12298204
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3024178A Granted JPS54122915A (en) | 1978-03-16 | 1978-03-16 | Signal multiplex circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS54122915A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5746548A (en) * | 1980-09-03 | 1982-03-17 | Toshiba Corp | Control signal multiplexing circuit |
-
1978
- 1978-03-16 JP JP3024178A patent/JPS54122915A/en active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5746548A (en) * | 1980-09-03 | 1982-03-17 | Toshiba Corp | Control signal multiplexing circuit |
JPS636182B2 (en) * | 1980-09-03 | 1988-02-08 | Tokyo Shibaura Electric Co |
Also Published As
Publication number | Publication date |
---|---|
JPS6255336B2 (en) | 1987-11-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS648717A (en) | Pseudo noise series code generating circuit | |
JPS54122915A (en) | Signal multiplex circuit | |
JPS5477533A (en) | Signal generating device | |
JPS5696552A (en) | Erastic storage | |
JPS5354935A (en) | Information converting device | |
JPS551735A (en) | Synchronism detection circuit | |
JPS5563446A (en) | Clock control system in board inspection | |
JPS56138366A (en) | Video signal switching device | |
JPS5495161A (en) | False random signal generator circuit | |
JPS5613849A (en) | Data transmitting device | |
JPS5534518A (en) | Lsi parameter setting system | |
JPS52124835A (en) | Level conversion circuit | |
JPS53116752A (en) | Analogue arithmetic unit | |
JPS5558644A (en) | Data transmission system | |
JPS55129841A (en) | Check circuit for input signal number | |
JPS6476221A (en) | Logical operating circuit | |
SU575767A1 (en) | Pulse shaper | |
JPS53139968A (en) | A-d convertor | |
JPS5654142A (en) | Timing generating circuit | |
JPS5538684A (en) | Shift register | |
JPS54151339A (en) | Exclusive logical sum array | |
JPS5597075A (en) | Signal delay circuit | |
JPS57157621A (en) | Digital error generating circuit | |
JPS55112042A (en) | 1/3-divider circuit | |
JPS53114650A (en) | Adjustment of signal pulse width and delay circuit |