JPS54112165A - Manufacture of semiconductor integrated circuit - Google Patents

Manufacture of semiconductor integrated circuit

Info

Publication number
JPS54112165A
JPS54112165A JP1944278A JP1944278A JPS54112165A JP S54112165 A JPS54112165 A JP S54112165A JP 1944278 A JP1944278 A JP 1944278A JP 1944278 A JP1944278 A JP 1944278A JP S54112165 A JPS54112165 A JP S54112165A
Authority
JP
Japan
Prior art keywords
substrate
film
junction
conductive type
manufacture
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1944278A
Other languages
Japanese (ja)
Inventor
Koichi Oguchi
Matsuo Ichinose
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Suwa Seikosha KK
Original Assignee
Seiko Epson Corp
Suwa Seikosha KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp, Suwa Seikosha KK filed Critical Seiko Epson Corp
Priority to JP1944278A priority Critical patent/JPS54112165A/en
Publication of JPS54112165A publication Critical patent/JPS54112165A/en
Pending legal-status Critical Current

Links

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

PURPOSE: To obtain a PN junction with no shift in position by forming the pattern of a doped oxide film on a Si substrate, etc., and by forming a PN junction in the substrate by injecting impurity ions, of the reverse conductive type to impurities in the film, from the entire surface including the film.
CONSTITUTION: Onto substrate 1 of wiring poly-crystal Si or Si substrate, doped oxide film 5 is adhered and patterning is done, but a PSG film for the diffusing formation of a N-type layer and a BSG film for the formation of a P-type layer are used. From the entire surface including film 5, impurity ions of the reverse conductive type as impurities contained in the substrate are injected and regions 7 and 8 different in conductive type are formed in the substrate through a heat treatment to make a PN junction. As a result, the position of the PN junction can be determined by self-alignment and variance in characteristics due to a shift in position does not occur. Further, only single photoetching process is required, so that the process of manufacture will be shortened.
COPYRIGHT: (C)1979,JPO&Japio
JP1944278A 1978-02-22 1978-02-22 Manufacture of semiconductor integrated circuit Pending JPS54112165A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1944278A JPS54112165A (en) 1978-02-22 1978-02-22 Manufacture of semiconductor integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1944278A JPS54112165A (en) 1978-02-22 1978-02-22 Manufacture of semiconductor integrated circuit

Publications (1)

Publication Number Publication Date
JPS54112165A true JPS54112165A (en) 1979-09-01

Family

ID=11999407

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1944278A Pending JPS54112165A (en) 1978-02-22 1978-02-22 Manufacture of semiconductor integrated circuit

Country Status (1)

Country Link
JP (1) JPS54112165A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58123723A (en) * 1982-01-19 1983-07-23 Sumitomo Electric Ind Ltd Impurity doping method onto semiconductor crystal
US5219768A (en) * 1989-05-10 1993-06-15 Oki Electric Industry Co., Ltd. Method for fabricating a semiconductor device
US5661067A (en) * 1995-07-26 1997-08-26 Lg Semicon Co., Ltd. Method for forming twin well

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58123723A (en) * 1982-01-19 1983-07-23 Sumitomo Electric Ind Ltd Impurity doping method onto semiconductor crystal
US5219768A (en) * 1989-05-10 1993-06-15 Oki Electric Industry Co., Ltd. Method for fabricating a semiconductor device
US5661067A (en) * 1995-07-26 1997-08-26 Lg Semicon Co., Ltd. Method for forming twin well

Similar Documents

Publication Publication Date Title
JPS5586151A (en) Manufacture of semiconductor integrated circuit
JPS54112165A (en) Manufacture of semiconductor integrated circuit
JPS5378183A (en) Manufacture of semiconductor device
JPS54137982A (en) Semiconductor device and its manufacture
JPS56115557A (en) Manufacture of semiconductor device
JPS5583267A (en) Method of fabricating semiconductor device
JPS5541737A (en) Preparation of semiconductor device
JPS5585041A (en) Semiconductor device and its preparation
JPS54149465A (en) Production of semiconductor device
JPS55153325A (en) Manufacture of semiconductor device
JPS54140485A (en) Manufacture of semiconductor device
JPS5559738A (en) Preparation of semiconductor device
JPS54142982A (en) Field effect semiconductor device of junction type and its manufacture
JPS5538082A (en) Formation for buried layer of semiconductor device
JPS5563879A (en) Semiconductor device
JPS5265689A (en) Semiconductor integrated circuit and its production
JPS54102980A (en) Mos-type semiconductor device and its manufacture
JPS5559778A (en) Method of fabricating semiconductor device
JPS522180A (en) Method of fabricating mos semiconductor integrated circuit
JPS5372473A (en) Manufacture of mis type semicondctor device
JPS5491079A (en) Manufacture of semiconductor device
JPS5586152A (en) Manufacture of semiconductor device
JPS5559765A (en) Semiconductor integrated circuit device
JPS5580334A (en) Manufacture of semiconductor device
JPS5586150A (en) Manufacture of semiconductor device