JPS5378768A - Wire bonding method of semiconductor element - Google Patents

Wire bonding method of semiconductor element

Info

Publication number
JPS5378768A
JPS5378768A JP15424476A JP15424476A JPS5378768A JP S5378768 A JPS5378768 A JP S5378768A JP 15424476 A JP15424476 A JP 15424476A JP 15424476 A JP15424476 A JP 15424476A JP S5378768 A JPS5378768 A JP S5378768A
Authority
JP
Japan
Prior art keywords
semiconductor element
wire bonding
bonding method
make
speedy
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP15424476A
Other languages
Japanese (ja)
Inventor
Takeshi Yoshimatsu
Hideo Kawai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP15424476A priority Critical patent/JPS5378768A/en
Publication of JPS5378768A publication Critical patent/JPS5378768A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05555Shape in top view being circular or elliptic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)

Abstract

PURPOSE: Not only to make it possible to prevent the connection error of the pad and the lead wire, but also to easily detect the bonding position and to make it speedy, by forming to the respective specific shapes several bonding pads of the semiconductor pellet.
COPYRIGHT: (C)1978,JPO&Japio
JP15424476A 1976-12-23 1976-12-23 Wire bonding method of semiconductor element Pending JPS5378768A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15424476A JPS5378768A (en) 1976-12-23 1976-12-23 Wire bonding method of semiconductor element

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15424476A JPS5378768A (en) 1976-12-23 1976-12-23 Wire bonding method of semiconductor element

Publications (1)

Publication Number Publication Date
JPS5378768A true JPS5378768A (en) 1978-07-12

Family

ID=15579976

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15424476A Pending JPS5378768A (en) 1976-12-23 1976-12-23 Wire bonding method of semiconductor element

Country Status (1)

Country Link
JP (1) JPS5378768A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5739435U (en) * 1980-08-19 1982-03-03
JPS5759445U (en) * 1980-09-24 1982-04-08
JPS5869961U (en) * 1981-11-05 1983-05-12 日本電気株式会社 hybrid integrated circuit
JPH01310548A (en) * 1988-06-08 1989-12-14 Nec Corp Semiconductor integrated circuit device

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5739435U (en) * 1980-08-19 1982-03-03
JPS5759445U (en) * 1980-09-24 1982-04-08
JPS5869961U (en) * 1981-11-05 1983-05-12 日本電気株式会社 hybrid integrated circuit
JPH01310548A (en) * 1988-06-08 1989-12-14 Nec Corp Semiconductor integrated circuit device

Similar Documents

Publication Publication Date Title
JPS5435679A (en) Semiconductor connection method
JPS5239378A (en) Silicon-gated mos type semiconductor device
JPS528785A (en) Semiconductor device electrode structure
JPS5378768A (en) Wire bonding method of semiconductor element
JPS533165A (en) Wire bonding apparatus
JPS52140269A (en) Formation of solder electrode
JPS5279658A (en) Semiconductor device
JPS5348463A (en) Semiconductor integrated circuit support
JPS5223273A (en) Method of manufacturing semiconductor element
JPS51151069A (en) Electrode forming method of a semiconductor element
JPS5348671A (en) Electrode structure of semiconductor element
JPS5250167A (en) Semiconductor device
JPS5385160A (en) Production of semiconductor device
JPS52101979A (en) Semiconductor device
JPS5279659A (en) Semiconductor device
JPS5411690A (en) Semiconductor laser unit
JPS5375763A (en) Manufacture for semiconductor device
JPS5379461A (en) Semiconductor device and its manufacturing process
JPS52103958A (en) Automatic wire bonding device
JPS52134375A (en) Semiconductor package
JPS5283166A (en) Semiconductor device and its production
JPS5285470A (en) Lead frame fixing jig for wire bonding
JPS54578A (en) Resin seal semiconductor device
JPS5363866A (en) Production of semiconductor device
JPS5360170A (en) Input/output pads of ic chip