JPH1187429A - 半導体チップの実装方法 - Google Patents
半導体チップの実装方法Info
- Publication number
- JPH1187429A JPH1187429A JP12200598A JP12200598A JPH1187429A JP H1187429 A JPH1187429 A JP H1187429A JP 12200598 A JP12200598 A JP 12200598A JP 12200598 A JP12200598 A JP 12200598A JP H1187429 A JPH1187429 A JP H1187429A
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor chip
- anisotropic conductive
- circuit board
- conductive adhesive
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29199—Material of the matrix
- H01L2224/2929—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29399—Coating material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01049—Indium [In]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/0781—Adhesive characteristics other than chemical being an ohmic electrical conductor
- H01L2924/07811—Extrinsic, i.e. with electrical conductive fillers
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/321—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by conductive adhesives
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3494—Heating methods for reflowing of solder
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Wire Bonding (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12200598A JPH1187429A (ja) | 1997-05-09 | 1998-05-01 | 半導体チップの実装方法 |
Applications Claiming Priority (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11921697 | 1997-05-09 | ||
| JP9-119216 | 1997-05-09 | ||
| JP19086897 | 1997-07-16 | ||
| JP9-190868 | 1997-07-16 | ||
| JP12200598A JPH1187429A (ja) | 1997-05-09 | 1998-05-01 | 半導体チップの実装方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH1187429A true JPH1187429A (ja) | 1999-03-30 |
| JPH1187429A5 JPH1187429A5 (enrdf_load_stackoverflow) | 2005-09-29 |
Family
ID=27313762
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP12200598A Pending JPH1187429A (ja) | 1997-05-09 | 1998-05-01 | 半導体チップの実装方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH1187429A (enrdf_load_stackoverflow) |
Cited By (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2001133801A (ja) * | 1999-11-04 | 2001-05-18 | Seiko Epson Corp | 部品実装方法および電気光学装置の製造方法 |
| JP2002280716A (ja) * | 2001-03-19 | 2002-09-27 | Pioneer Electronic Corp | 電子部品の取付方法及び接着体 |
| JP2004356529A (ja) * | 2003-05-30 | 2004-12-16 | Renesas Technology Corp | 半導体装置および半導体装置の製造方法 |
| KR100551515B1 (ko) * | 1999-04-26 | 2006-02-13 | 소니 케미카루 가부시키가이샤 | 실장방법 |
| JP2008166488A (ja) * | 2006-12-28 | 2008-07-17 | Matsushita Electric Ind Co Ltd | 電子部品の接続方法 |
| JP2008205045A (ja) * | 2007-02-16 | 2008-09-04 | Sanyo Electric Co Ltd | 太陽電池モジュールの製造方法 |
| JP2009177122A (ja) * | 2007-12-25 | 2009-08-06 | Hitachi Chem Co Ltd | 薄型接合体の製造方法及び薄型接合体 |
| KR100978697B1 (ko) * | 2002-04-30 | 2010-08-30 | 토레 엔지니어링 가부시키가이샤 | 본딩방법 및 그 장치 |
| JP2011199184A (ja) * | 2010-03-23 | 2011-10-06 | Fujifilm Corp | 基板実装装置及び基板実装方法 |
| JP2014063965A (ja) * | 2012-09-24 | 2014-04-10 | Fujitsu Frontech Ltd | Icチップの接合方法 |
| JP2016058581A (ja) * | 2014-09-10 | 2016-04-21 | 日立化成株式会社 | 半導体装置の製造方法 |
-
1998
- 1998-05-01 JP JP12200598A patent/JPH1187429A/ja active Pending
Cited By (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100551515B1 (ko) * | 1999-04-26 | 2006-02-13 | 소니 케미카루 가부시키가이샤 | 실장방법 |
| JP2001133801A (ja) * | 1999-11-04 | 2001-05-18 | Seiko Epson Corp | 部品実装方法および電気光学装置の製造方法 |
| JP2002280716A (ja) * | 2001-03-19 | 2002-09-27 | Pioneer Electronic Corp | 電子部品の取付方法及び接着体 |
| KR100978697B1 (ko) * | 2002-04-30 | 2010-08-30 | 토레 엔지니어링 가부시키가이샤 | 본딩방법 및 그 장치 |
| JP2004356529A (ja) * | 2003-05-30 | 2004-12-16 | Renesas Technology Corp | 半導体装置および半導体装置の製造方法 |
| JP2008166488A (ja) * | 2006-12-28 | 2008-07-17 | Matsushita Electric Ind Co Ltd | 電子部品の接続方法 |
| US9015932B2 (en) | 2006-12-28 | 2015-04-28 | Panasonic Corporation | Connecting method of electronic component |
| JP2008205045A (ja) * | 2007-02-16 | 2008-09-04 | Sanyo Electric Co Ltd | 太陽電池モジュールの製造方法 |
| JP2009177122A (ja) * | 2007-12-25 | 2009-08-06 | Hitachi Chem Co Ltd | 薄型接合体の製造方法及び薄型接合体 |
| JP2011199184A (ja) * | 2010-03-23 | 2011-10-06 | Fujifilm Corp | 基板実装装置及び基板実装方法 |
| JP2014063965A (ja) * | 2012-09-24 | 2014-04-10 | Fujitsu Frontech Ltd | Icチップの接合方法 |
| JP2016058581A (ja) * | 2014-09-10 | 2016-04-21 | 日立化成株式会社 | 半導体装置の製造方法 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6077382A (en) | Mounting method of semiconductor chip | |
| JP3927759B2 (ja) | 回路基板への電子部品の実装方法 | |
| JPH01227444A (ja) | 接続構造 | |
| JP2001024034A5 (enrdf_load_stackoverflow) | ||
| JPH06310839A (ja) | フレキシブル印刷回路板への電子部品の実装方法 | |
| JPH1187429A (ja) | 半導体チップの実装方法 | |
| JP3881751B2 (ja) | 半導体チップの実装構造および実装方法 | |
| JP2009069705A (ja) | 液晶表示装置の製造方法 | |
| JPH11121682A (ja) | テープキャリアパッケージ半導体装置及びそれを用いた液晶パネル表示装置 | |
| JP3250000B2 (ja) | 液晶表示パネルの端子接続構造およびその端子接続方法 | |
| JP4675178B2 (ja) | 圧着方法 | |
| JP4045945B2 (ja) | 実装方法 | |
| JP4378788B2 (ja) | Icチップの接続方法 | |
| JP2833272B2 (ja) | Ic実装方法 | |
| JP3054944B2 (ja) | 表示装置の製造方法 | |
| JP2004200230A6 (ja) | 実装方法 | |
| JPH06224256A (ja) | 半導体装置 | |
| JP2001185580A (ja) | 回路基板への電子部品の実装方法 | |
| JPH03184023A (ja) | 液晶パネルの接合構造およびその接合方法 | |
| JP2986466B2 (ja) | 回路基板平坦化方法及び半導体装置の製造方法 | |
| JP2002076208A (ja) | 半導体素子の実装構造及びその構造の表示装置並びにその製造方法 | |
| JPH07244291A (ja) | 異方性導電膜、それを用いた液晶表示装置および電子印字装置 | |
| JP2003229650A (ja) | 電子部品とその製造方法 | |
| JP2000174165A (ja) | 半導体装置及びその製造方法 | |
| JP3106846B2 (ja) | 半導体チップ実装基板の製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20050426 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20050426 |
|
| A977 | Report on retrieval |
Effective date: 20060908 Free format text: JAPANESE INTERMEDIATE CODE: A971007 |
|
| A131 | Notification of reasons for refusal |
Effective date: 20060912 Free format text: JAPANESE INTERMEDIATE CODE: A131 |
|
| A02 | Decision of refusal |
Effective date: 20070123 Free format text: JAPANESE INTERMEDIATE CODE: A02 |