JPH11250408A - 遅延量校正回路及び方法 - Google Patents

遅延量校正回路及び方法

Info

Publication number
JPH11250408A
JPH11250408A JP10046610A JP4661098A JPH11250408A JP H11250408 A JPH11250408 A JP H11250408A JP 10046610 A JP10046610 A JP 10046610A JP 4661098 A JP4661098 A JP 4661098A JP H11250408 A JPH11250408 A JP H11250408A
Authority
JP
Japan
Prior art keywords
delay
signal
delay line
nlts
value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP10046610A
Other languages
English (en)
Japanese (ja)
Other versions
JPH11250408A5 (enExample
Inventor
Hisakado Hirasaka
久門 平坂
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hewlett Packard Japan Inc
Original Assignee
Hewlett Packard Japan Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hewlett Packard Japan Inc filed Critical Hewlett Packard Japan Inc
Priority to JP10046610A priority Critical patent/JPH11250408A/ja
Priority to US09/258,253 priority patent/US6127869A/en
Publication of JPH11250408A publication Critical patent/JPH11250408A/ja
Publication of JPH11250408A5 publication Critical patent/JPH11250408A5/ja
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/131Digitally controlled
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10Digital recording or reproducing
    • G11B20/10009Improvement or modification of read or write signals
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B27/00Editing; Indexing; Addressing; Timing or synchronising; Monitoring; Measuring tape travel
    • G11B27/36Monitoring, i.e. supervising the progress of recording or reproducing
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B5/00Recording by magnetisation or demagnetisation of a record carrier; Reproducing by magnetic means; Record carriers therefor
    • G11B2005/0002Special dispositions or recording techniques
    • G11B2005/0005Arrangements, methods or circuits
    • G11B2005/001Controlling recording characteristics of record carriers or transducing characteristics of transducers by means not being part of their structure
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B33/00Constructional parts, details or accessories not provided for in the other groups of this subclass
    • G11B33/10Indicating arrangements; Warning arrangements
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B5/00Recording by magnetisation or demagnetisation of a record carrier; Reproducing by magnetic means; Record carriers therefor
    • G11B5/012Recording on, or reproducing or erasing from, magnetic disks
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B5/00Recording by magnetisation or demagnetisation of a record carrier; Reproducing by magnetic means; Record carriers therefor
    • G11B5/02Recording, reproducing, or erasing methods; Read, write or erase circuits therefor
    • G11B5/09Digital recording

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Pulse Circuits (AREA)
  • Digital Magnetic Recording (AREA)
JP10046610A 1998-02-27 1998-02-27 遅延量校正回路及び方法 Withdrawn JPH11250408A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP10046610A JPH11250408A (ja) 1998-02-27 1998-02-27 遅延量校正回路及び方法
US09/258,253 US6127869A (en) 1998-02-27 1999-02-25 Circuit for calibrating delay lines and method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10046610A JPH11250408A (ja) 1998-02-27 1998-02-27 遅延量校正回路及び方法

Publications (2)

Publication Number Publication Date
JPH11250408A true JPH11250408A (ja) 1999-09-17
JPH11250408A5 JPH11250408A5 (enExample) 2005-08-25

Family

ID=12752084

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10046610A Withdrawn JPH11250408A (ja) 1998-02-27 1998-02-27 遅延量校正回路及び方法

Country Status (2)

Country Link
US (1) US6127869A (enExample)
JP (1) JPH11250408A (enExample)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100317317B1 (ko) * 1998-12-31 2002-01-16 김영환 반도체입력장치의셋업/홀드타임제어회로
JP3870333B2 (ja) * 2000-11-30 2007-01-17 富士通株式会社 磁気記録再生装置および磁気記録再生用lsi
DE10111439A1 (de) * 2001-03-09 2002-09-26 Infineon Technologies Ag Signalverzögerungsschaltung
TWI240919B (en) * 2003-07-04 2005-10-01 Mediatek Inc Write signals control circuit in a disk drive
DE10332008B4 (de) * 2003-07-14 2006-08-10 Infineon Technologies Ag Elektrische Schaltung sowie Verfahren zum Testen von elektronischen Bauteilen
US7157952B2 (en) * 2004-08-20 2007-01-02 L-3 Integrated Systems Company Systems and methods for implementing delay line circuitry
US20060176095A1 (en) * 2005-02-09 2006-08-10 International Business Machines Corporation Cycle staging latch with dual phase dynamic outputs for hit logic compare
US7332983B2 (en) * 2005-10-31 2008-02-19 Hewlett-Packard Development Company, L.P. Tunable delay line using selectively connected grounding means
US7378831B1 (en) * 2007-01-18 2008-05-27 International Business Machines Corporation System and method for determining a delay time interval of components
US8306796B2 (en) * 2007-08-15 2012-11-06 The Boeing Company Pyrotechnic shock simulation system and method

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4684897A (en) * 1984-01-03 1987-08-04 Raytheon Company Frequency correction apparatus
US4780667A (en) * 1985-06-25 1988-10-25 Hewlett-Packard Company Magnetostatic wave delay line discriminator with automatic quadrature setting and automatic calibration
US5317219A (en) * 1991-09-30 1994-05-31 Data Delay Devices, Inc. Compensated digital delay circuit

Also Published As

Publication number Publication date
US6127869A (en) 2000-10-03

Similar Documents

Publication Publication Date Title
JPH11250407A (ja) Nlts補正回路
US12113538B2 (en) Error detection and compensation for a multiplexing transmitter
US6956708B1 (en) Precompensation circuit for magnetic recording
WO2008032701A1 (fr) Circuit d'ajustement d'horloge et dispositif de circuit intégré à semi-conducteurs
JPH11250408A (ja) 遅延量校正回路及び方法
KR100385405B1 (ko) 펄스 폭 제어 회로
US6462686B2 (en) Servo controller and servo control method
US20100278023A1 (en) Systems for obtaining write strategy parameters utilizing data-to-clock edge deviations, and related method and optical storage device thereof
KR100318842B1 (ko) 디지털위상제어루프에서의주파수검출방법
CN100334807C (zh) 相位误差确定方法和数字锁相环系统
JP4651804B2 (ja) 半導体試験装置
US6573763B2 (en) Waveform generation apparatus and waveform generation method
EP1701444A1 (en) Method and apparatus for detecting linear phase error
US6721256B2 (en) Phase detection using sampled data
US7817362B2 (en) Inspection apparatus and inspection method of magnetic disk or magnetic head
JP2000276736A (ja) 光ディスクに対する情報記録装置及び情報記録方法
US20050246141A1 (en) Multiphase waveform generator capable of performing phase calibration and related phase calibration method
US12470222B2 (en) Digital duty cycle calibration
US7523154B2 (en) Write compensation circuit and signal interpolation circuit of recording device
US6865145B2 (en) Recording-medium operating device, clock signal generating device and method for generating clock signal
US6784654B2 (en) Signal reproduction block
JP2007010347A (ja) タイムインターバル測定装置、タイムインターバル測定方法
CN116418324B (zh) 一种相位插值器和相位插值方法
JP3843104B2 (ja) パルス幅制御回路
JP3737023B2 (ja) パルス幅制御回路

Legal Events

Date Code Title Description
A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20040217

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050222

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050222

A761 Written withdrawal of application

Free format text: JAPANESE INTERMEDIATE CODE: A761

Effective date: 20060511