JPH11175198A5 - - Google Patents

Info

Publication number
JPH11175198A5
JPH11175198A5 JP1998147743A JP14774398A JPH11175198A5 JP H11175198 A5 JPH11175198 A5 JP H11175198A5 JP 1998147743 A JP1998147743 A JP 1998147743A JP 14774398 A JP14774398 A JP 14774398A JP H11175198 A5 JPH11175198 A5 JP H11175198A5
Authority
JP
Japan
Prior art keywords
clock
network
reset signal
signal
power
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1998147743A
Other languages
English (en)
Japanese (ja)
Other versions
JPH11175198A (ja
JP4129314B2 (ja
Filing date
Publication date
Priority claimed from US08/961,190 external-priority patent/US5938728A/en
Application filed filed Critical
Publication of JPH11175198A publication Critical patent/JPH11175198A/ja
Publication of JPH11175198A5 publication Critical patent/JPH11175198A5/ja
Application granted granted Critical
Publication of JP4129314B2 publication Critical patent/JP4129314B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP14774398A 1997-10-30 1998-05-28 ネットワークインタフェース、ネットワークインタフェースを初期化するための装置およびネットワークインタフェース内に構成情報をロードする方法 Expired - Fee Related JP4129314B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/961,190 US5938728A (en) 1997-10-30 1997-10-30 Apparatus and method for selectively controlling clocking and resetting of a network interface
US08/961190 1997-10-30

Publications (3)

Publication Number Publication Date
JPH11175198A JPH11175198A (ja) 1999-07-02
JPH11175198A5 true JPH11175198A5 (enExample) 2005-09-29
JP4129314B2 JP4129314B2 (ja) 2008-08-06

Family

ID=25504180

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14774398A Expired - Fee Related JP4129314B2 (ja) 1997-10-30 1998-05-28 ネットワークインタフェース、ネットワークインタフェースを初期化するための装置およびネットワークインタフェース内に構成情報をロードする方法

Country Status (3)

Country Link
US (1) US5938728A (enExample)
JP (1) JP4129314B2 (enExample)
GB (1) GB2330963B (enExample)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6185630B1 (en) * 1997-02-14 2001-02-06 Advanced Micro Devices, Inc. Device initializing system with programmable array logic configured to cause non-volatile memory to output address and data information to the device in a prescribed sequence
US6662234B2 (en) * 1998-03-26 2003-12-09 National Semiconductor Corporation Transmitting data from a host computer in a reduced power state by an isolation block that disconnects the media access control layer from the physical layer
US6697954B1 (en) * 1999-01-08 2004-02-24 Compaq Computer Corporation Method/apparatus for preserving state of an event during powerup reset sequence based on state of an event signal immediately prior to the reset
US6311284B1 (en) * 1999-03-15 2001-10-30 Advanced Micro Devices, Inc. Using an independent clock to coordinate access to registers by a peripheral device and a host system
US7213061B1 (en) 1999-04-29 2007-05-01 Amx Llc Internet control system and method
US6636912B2 (en) * 1999-10-07 2003-10-21 Intel Corporation Method and apparatus for mode selection in a computer system
US6718417B1 (en) * 1999-12-23 2004-04-06 Intel Corporation Physical layer and data link interface with flexible bus width
US6795881B1 (en) 1999-12-23 2004-09-21 Intel Corporation Physical layer and data link interface with ethernet pre-negotiation
US6782001B1 (en) 1999-12-23 2004-08-24 Intel Corporation Physical layer and data link interface with reset/sync sharing
US7257079B1 (en) 1999-12-23 2007-08-14 Intel Corporation Physical layer and data link interface with adaptive speed
JPWO2001048615A1 (ja) * 1999-12-27 2004-01-08 富士ゼロックス株式会社 プリンタ装置及び制御方法並びにプリンタ制御プログラムを格納したコンピュータ可読の記憶媒体
US20030046457A1 (en) * 2000-10-02 2003-03-06 Shakuntala Anjanaiah Apparatus and method for an interface unit for data transfer between processing units in the asynchronous transfer mode
US6665795B1 (en) * 2000-10-06 2003-12-16 Intel Corporation Resetting a programmable processor
US20040059905A1 (en) * 2002-09-19 2004-03-25 Soulier George R. Method and apparatus for short-power cycle detection
US20040107375A1 (en) * 2002-12-02 2004-06-03 Edward Anglada System and method for switching clock sources
US8881233B2 (en) * 2005-05-23 2014-11-04 Microsoft Corporation Resource management via periodic distributed time
US9063739B2 (en) * 2005-09-07 2015-06-23 Open Invention Network, Llc Method and computer program for device configuration
US7624244B2 (en) * 2007-06-22 2009-11-24 International Business Machines Corporation System for providing a slow command decode over an untrained high-speed interface
US7979616B2 (en) * 2007-06-22 2011-07-12 International Business Machines Corporation System and method for providing a configurable command sequence for a memory interface device
US9547609B2 (en) * 2013-10-25 2017-01-17 Avago Technologies General Ip (Singapore) Pte. Ltd. Data interface for point-to-point communications between devices
CN114201440B (zh) * 2021-12-14 2024-06-07 上海微阱电子科技有限公司 时钟检测方法、电路、串口通信系统、介质和设备
CN119847617B (zh) * 2024-12-31 2025-10-28 研祥智慧物联科技有限公司 网口设备的控制方法、控制装置及网口设备

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5513358A (en) * 1994-02-04 1996-04-30 Motorola, Inc. Method and apparatus for power-up state initialization in a data processing system
US5446403A (en) * 1994-02-04 1995-08-29 Zenith Data Systems Corporation Power on reset signal circuit with clock inhibit and delayed reset
KR100378537B1 (ko) * 1994-10-20 2003-07-12 아드밴스트 마이크로 디이바이시스 인코포레이티드 원격웨이크-업시스템및방법
KR970010634B1 (ko) * 1994-10-25 1997-06-28 삼성전자 주식회사 네트워크 하이버네이션 시스템
KR0156802B1 (ko) * 1995-11-07 1998-11-16 김광호 네트워크 하이버네이션 시스템 및 그 제어 방법

Similar Documents

Publication Publication Date Title
JPH11175198A5 (enExample)
US5295252A (en) Data storage device
JPH10198597A5 (enExample)
JP3162061B2 (ja) メモリ装置
JP4145146B2 (ja) オンチップ・バックグラウンド・デバッグシステムを有するデータ処理システム及びその方法
US5432747A (en) Self-timing clock generator for precharged synchronous SRAM
JPH11149771A5 (enExample)
KR100827402B1 (ko) 병렬 데이터 경로 아키텍처
KR890008829A (ko) 반도체 기억장치
JPH0622034B2 (ja) マルチポートベクトルレジスタファイル
JP2012507763A5 (enExample)
US7574638B2 (en) Semiconductor device tested using minimum pins and methods of testing the same
US5341480A (en) Method and apparatus for providing a two conductor serial bus
JP2004523056A5 (enExample)
GB2330963B (en) Apparatus and method for selectively controlling clocking and resetting of a network interface
CN101359512A (zh) 一种外部存储器的检测方法和装置
EP0086220A4 (en) MICROPROCESSOR STRUCTURE WITH INTERNAL ACCESS MEANS.
WO2001042926A1 (en) Interface for a memory unit
KR101334111B1 (ko) 쿼드 데이터 레이트(ｑｄｒ) 제어기 및 그의 실현방법
JPH0679289B2 (ja) マイクロコントローラユニット
US5307472A (en) Data transfer interface module
KR910014825A (ko) 데이타 처리 시스템 및 메모리 어레이 테스팅 처리 방법
JP5011460B2 (ja) ライブ測定により測定が初期化される遅延ロックループ
US20020049940A1 (en) Method of testing an integrated circuit having a flexible timing control
US7529960B2 (en) Apparatus, system and method for generating self-generated strobe signal for peripheral device