JPH1091435A5 - - Google Patents

Info

Publication number
JPH1091435A5
JPH1091435A5 JP1996243375A JP24337596A JPH1091435A5 JP H1091435 A5 JPH1091435 A5 JP H1091435A5 JP 1996243375 A JP1996243375 A JP 1996243375A JP 24337596 A JP24337596 A JP 24337596A JP H1091435 A5 JPH1091435 A5 JP H1091435A5
Authority
JP
Japan
Prior art keywords
instruction
processing device
data processing
bit
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1996243375A
Other languages
English (en)
Japanese (ja)
Other versions
JPH1091435A (ja
JP3658101B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority claimed from JP24337596A external-priority patent/JP3658101B2/ja
Priority to JP24337596A priority Critical patent/JP3658101B2/ja
Priority to TW085114619A priority patent/TW379305B/zh
Priority to KR1019970000490A priority patent/KR100260353B1/ko
Priority to US08/811,005 priority patent/US6463520B1/en
Priority to CN97103068A priority patent/CN1095116C/zh
Publication of JPH1091435A publication Critical patent/JPH1091435A/ja
Priority to US09/562,643 priority patent/US6209079B1/en
Publication of JPH1091435A5 publication Critical patent/JPH1091435A5/ja
Publication of JP3658101B2 publication Critical patent/JP3658101B2/ja
Application granted granted Critical
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP24337596A 1996-09-13 1996-09-13 データ処理装置 Expired - Fee Related JP3658101B2 (ja)

Priority Applications (6)

Application Number Priority Date Filing Date Title
JP24337596A JP3658101B2 (ja) 1996-09-13 1996-09-13 データ処理装置
TW085114619A TW379305B (en) 1996-09-13 1996-11-26 Two-type command length code processor and command code input device
KR1019970000490A KR100260353B1 (ko) 1996-09-13 1997-01-10 2종류의 명령장 코드를 실행하는 프로세서 및 그명령 코드입력 장치
US08/811,005 US6463520B1 (en) 1996-09-13 1997-03-04 Processor for executing instruction codes of two different lengths and device for inputting the instruction codes
CN97103068A CN1095116C (zh) 1996-09-13 1997-03-19 执行两种指令长度代码的处理机及其指令码输入装置
US09/562,643 US6209079B1 (en) 1996-09-13 2000-05-01 Processor for executing instruction codes of two different lengths and device for inputting the instruction codes

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP24337596A JP3658101B2 (ja) 1996-09-13 1996-09-13 データ処理装置

Publications (3)

Publication Number Publication Date
JPH1091435A JPH1091435A (ja) 1998-04-10
JPH1091435A5 true JPH1091435A5 (enExample) 2004-09-09
JP3658101B2 JP3658101B2 (ja) 2005-06-08

Family

ID=17102923

Family Applications (1)

Application Number Title Priority Date Filing Date
JP24337596A Expired - Fee Related JP3658101B2 (ja) 1996-09-13 1996-09-13 データ処理装置

Country Status (5)

Country Link
US (2) US6463520B1 (enExample)
JP (1) JP3658101B2 (enExample)
KR (1) KR100260353B1 (enExample)
CN (1) CN1095116C (enExample)
TW (1) TW379305B (enExample)

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3490007B2 (ja) * 1998-12-17 2004-01-26 富士通株式会社 命令制御装置
EP1050801B1 (en) * 1999-05-03 2006-12-13 STMicroelectronics S.A. An instruction supply mechanism
EP1050798A1 (en) * 1999-05-03 2000-11-08 STMicroelectronics SA Decoding instructions
US20020144235A1 (en) * 2001-03-30 2002-10-03 Charles Simmers Debugging embedded systems
DE10120522A1 (de) * 2001-04-26 2002-11-07 Infineon Technologies Ag Verfahren zum Erkennen einer korrekten Befehls-Einsprung-Adresse bei Verwendung unterschiedlich langer Befehlsworte
US7493470B1 (en) 2001-12-07 2009-02-17 Arc International, Plc Processor apparatus and methods optimized for control applications
US7278137B1 (en) * 2001-12-26 2007-10-02 Arc International Methods and apparatus for compiling instructions for a data processor
EP1470476A4 (en) * 2002-01-31 2007-05-30 Arc Int CONFIGURABLE DATA PROCESSOR WITH MULTI-LENGTH INSTRUCTION KIT ARCHITECTURE
DE10204038B4 (de) * 2002-02-01 2005-03-03 Infineon Technologies Ag Verfahren zum Erkennen einer korrekten Befehls-Einsprung-Adresse bei Verwendung unterschiedlich langer Befehlsworte
GB2393270B (en) 2002-09-19 2005-07-27 Advanced Risc Mach Ltd Executing variable length instructions stored within a plurality of discrete memory address regions
TWI230899B (en) * 2003-03-10 2005-04-11 Sunplus Technology Co Ltd Processor and method using parity check to proceed command mode switch
CN100595731C (zh) * 2003-03-21 2010-03-24 凌阳科技股份有限公司 利用同位检查以进行指令模式切换的处理器及方法
DE102004004561B4 (de) * 2004-01-29 2006-09-14 Infineon Technologies Ag Mikroprozessor mit einer energieeinsparenden Hol- und Dekodiereinheit zum Holen und Decodieren von komprimierten Programmbefehlen und mit einer Programmbefehlsfolgesteuerung
US8006071B2 (en) * 2004-03-31 2011-08-23 Altera Corporation Processors operable to allow flexible instruction alignment
US20060174089A1 (en) * 2005-02-01 2006-08-03 International Business Machines Corporation Method and apparatus for embedding wide instruction words in a fixed-length instruction set architecture
US7526633B2 (en) * 2005-03-23 2009-04-28 Qualcomm Incorporated Method and system for encoding variable length packets with variable instruction sizes
US7581082B2 (en) * 2005-05-13 2009-08-25 Texas Instruments Incorporated Software source transfer selects instruction word sizes
US8325768B2 (en) 2005-08-24 2012-12-04 Intel Corporation Interleaving data packets in a packet-based communication system
CN100346291C (zh) * 2005-12-02 2007-10-31 浙江大学 多地址空间的块传输指令的控制方法及其装置
US7908463B2 (en) * 2007-06-26 2011-03-15 Globalfoundries Inc. Immediate and displacement extraction and decode mechanism
CN101344840B (zh) * 2007-07-10 2011-08-31 苏州简约纳电子有限公司 一种微处理器及在微处理器中执行指令的方法
TW200910195A (en) 2007-08-20 2009-03-01 Sunplus Technology Co Ltd A device of using serial bits to determine instruction length at a multi-mode processor and the method thereof
CN101377735B (zh) * 2007-08-28 2011-09-28 凌阳科技股份有限公司 于多模处理器中以串行位决定指令长度的装置及方法
CN101482809B (zh) * 2008-01-11 2011-10-26 凌阳科技股份有限公司 在多模处理器中用指令终止位决定指令长度的装置及方法
US7849243B2 (en) * 2008-01-23 2010-12-07 Intel Corporation Enabling flexibility of packet length in a communication protocol
CN101833437B (zh) * 2009-05-19 2013-06-26 威盛电子股份有限公司 适用于微处理器的装置及方法
US10055227B2 (en) * 2012-02-07 2018-08-21 Qualcomm Incorporated Using the least significant bits of a called function's address to switch processor modes
GB2501299A (en) 2012-04-19 2013-10-23 Ibm Analysing computer program instructions to determine if an instruction can be replaced with a trap or break point.
US9223714B2 (en) 2013-03-15 2015-12-29 Intel Corporation Instruction boundary prediction for variable length instruction set
US11204768B2 (en) 2019-11-06 2021-12-21 Onnivation Llc Instruction length based parallel instruction demarcator
US20230342152A1 (en) * 2020-09-09 2023-10-26 Ascenium, Inc. Parallel processing architecture with split control word caches
US11775305B2 (en) * 2021-12-23 2023-10-03 Arm Limited Speculative usage of parallel decode units

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3678467A (en) * 1970-10-20 1972-07-18 Bell Telephone Labor Inc Multiprocessor with cooperative program execution
US4447878A (en) * 1978-05-30 1984-05-08 Intel Corporation Apparatus and method for providing byte and word compatible information transfers
US4408271A (en) * 1979-01-02 1983-10-04 Honeywell Information Systems Inc. Circuit for implementing a digital computer instruction
US4250548A (en) * 1979-01-02 1981-02-10 Honeywell Information Systems Inc. Computer apparatus
JPS5856164A (ja) * 1981-09-30 1983-04-02 Toshiba Corp デ−タ処理装置
JP2635057B2 (ja) 1987-11-04 1997-07-30 株式会社日立製作所 マイクロプロセッサ
JPH0415826A (ja) 1990-05-08 1992-01-21 Rohm Co Ltd ワンチップマイクロコンピュータ
US5452423A (en) 1991-06-13 1995-09-19 Chips And Technologies, Inc. Two-ROM multibyte microcode address selection method and apparatus
JPH05313894A (ja) 1992-05-11 1993-11-26 Fuji Xerox Co Ltd 情報処理装置
JPH06119253A (ja) * 1992-10-02 1994-04-28 Toshiba Corp 二重化メモリ制御装置

Similar Documents

Publication Publication Date Title
JPH1091435A5 (enExample)
US8719837B2 (en) Microprocessor architecture having extendible logic
US5077657A (en) Emulator Assist unit which forms addresses of user instruction operands in response to emulator assist unit commands from host processor
EP0138419B1 (en) Central processing unit for a digital computer
JPH04109336A (ja) データ処理装置
JP3226055B2 (ja) 情報処理装置
EP1680735B1 (en) Apparatus and method that accomodate multiple instruction sets and multiple decode modes
JP2773471B2 (ja) 情報処理装置
JPH07120278B2 (ja) データ処理装置
JP2004086837A (ja) データ処理装置
JP2008500626A (ja) マイクロプロセッサおよび命令整列の方法
JPS6217773B2 (enExample)
JPH02105937A (ja) データ処理装置
JP4545777B2 (ja) データ処理装置
JP2005275703A (ja) プロセッサ及びコンテキスト切り替え方法
JP3839835B2 (ja) データ処理装置及びマイクロコンピュータ
JP2001265651A (ja) データ処理装置
JP2942449B2 (ja) データ処理装置
JPH0241770B2 (enExample)
JPH05250260A (ja) 物理アドレス読出し機能を持つ仮想記憶制御方式の情報処理装置
JPH03253955A (ja) メモリ配置方式
JP2003162411A (ja) データプロセッサ
JP4498338B2 (ja) データ処理装置
JPS6298443A (ja) デ−タ処理装置
JPH0752402B2 (ja) データ処理装置