JPH10335391A - Heating of substrate - Google Patents

Heating of substrate

Info

Publication number
JPH10335391A
JPH10335391A JP13957597A JP13957597A JPH10335391A JP H10335391 A JPH10335391 A JP H10335391A JP 13957597 A JP13957597 A JP 13957597A JP 13957597 A JP13957597 A JP 13957597A JP H10335391 A JPH10335391 A JP H10335391A
Authority
JP
Japan
Prior art keywords
substrate
mounting
heating
chip
heated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP13957597A
Other languages
Japanese (ja)
Other versions
JP3442615B2 (en
Inventor
Haruto Nagata
治人 永田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP13957597A priority Critical patent/JP3442615B2/en
Publication of JPH10335391A publication Critical patent/JPH10335391A/en
Application granted granted Critical
Publication of JP3442615B2 publication Critical patent/JP3442615B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • H05K3/3431Leadless components
    • H05K3/3436Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3494Heating methods for reflowing of solder

Landscapes

  • Wire Bonding (AREA)

Abstract

PROBLEM TO BE SOLVED: To prevent the progress of deterioration in the joined part of a mounted IC or in the non-mounted joining part due to heat to enable high quality flip-chip mounting by heating locally only the mounting part of a semiconductor IC when it is mounted. SOLUTION: A substrate 6 is set on the heating tools 1-5 in a room temperature. Then, when an IC chip 12 is to be mounted, a joining material 7 is heated by electrically heating only the heating tool 1, and when the mounting of the IC chip 12 is completed, the current through the heating tool 1 is turned off to stop heating. Then, when an IC chip 13 is to be mounted, only the heating tool 2 is heated, and when mounting of the IC chip 13 is completed, heating of the heating tool 2 is stopped. Thus, the current is supplied only to the heating tool for the mounting part at that time so that when an IC chip 14 is to be mounted the joining materials 7, 8 for the IC chip 12, 13 and the joining materials 10, 11 for future mounting are not heated. Therefore, these joining materials are not deteriorated and high quality IC mounting can be achieved as a result.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、半導体ICのフリ
ップチップ実装に関するものである。
The present invention relates to flip-chip mounting of a semiconductor IC.

【0002】[0002]

【従来の技術】電気製品の小型軽量化のため、電子回路
基板上への電子部品の実装は高密度化、ファイン化が進
められている。電子部品の主力である半導体部品におい
ては、従来はパッケージ形態が主流であったが、近年に
なって裸の半導体ICチップを直接基板に接合する、い
わゆるフリップチップ実装技術の進展により、電子回路
基板の一層の小型軽量化が実現できるようになった。
2. Description of the Related Art In order to reduce the size and weight of electric products, mounting of electronic components on electronic circuit boards has been advanced in density and fineness. In the past, semiconductor components, which are the mainstay of electronic components, have been in the form of packages, but in recent years, with the development of so-called flip-chip mounting technology, in which bare semiconductor IC chips are directly bonded to substrates, electronic circuit substrates have been developed. It has become possible to further reduce size and weight.

【0003】フリップチップ実装を行う際に用いる実装
設備内には、基板を保持、固定するステージ部分があ
り、このステージ上に置かれた基板上にICが供給、実
装される。一枚の基板上に一個のICが実装されるケー
スは稀であり、多くの場合一枚の基板には複数個のIC
が実装される。一般に、基板は複数個取りとなってお
り、一枚の基板が格子状に区切られており、各々の格子
の中にICが同じ個数づつ実装され、すべての格子に所
定の個数のICが実装されたあとで分割され、ICが搭
載された各格子があらためて1つの電子回路基板もしく
は電子部品となる。
A mounting facility used for flip-chip mounting includes a stage for holding and fixing a substrate. An IC is supplied and mounted on the substrate placed on the stage. It is rare that one IC is mounted on one board, and in many cases, multiple ICs are mounted on one board.
Is implemented. In general, a plurality of substrates are taken, one substrate is divided into a lattice shape, the same number of ICs are mounted in each lattice, and a predetermined number of ICs are mounted on all lattices. After being divided, each of the grids on which the ICs are mounted becomes a new electronic circuit board or electronic component.

【0004】ICを基板にフリップチップ実装すると
き、基板とICの接合部分に接合のためのエネルギーを
加える必要があり、多くの場合加熱手段が用いられる。
実装の流れとしては、室温でICを装着し後工程でリフ
ローなどにより一括加熱する方法が一般的ではあるが、
洗浄レスや工程の簡素化などの理由から装着と同時に接
合部分を加熱することが必要な場合がある。たとえば、
スズ(Sn)を接合材料として洗浄レスで実装する場合
は、装着と同時に熱を加えなければならない。この場
合、実際には、基板、ICのどちらかもしくは双方を加
熱することにより、接合部分に熱を与える。基板を加熱
する場合は、基板をセットするステージをヒーターによ
り加熱し、ICを加熱する場合は、ICを基板上に搬送
・装着する吸着ツール等をヒーターにより加熱する。ス
テージは多くの場合その構造上、あるいは生産性向上の
ため、ステージ全体を常時加熱する。一方、IC加熱に
パルスヒート法を用いると、接合時のみかつ基板上の接
合箇所のみを加熱することが可能である。
[0004] When flip-chip mounting an IC on a substrate, it is necessary to apply energy for bonding to a bonding portion between the substrate and the IC, and in many cases, heating means is used.
As a mounting flow, it is common to mount the IC at room temperature and heat it all at once by reflow in the post process.
In some cases, it is necessary to heat the joint at the same time as the mounting, for reasons such as no washing and simplification of the process. For example,
When tin (Sn) is used as a bonding material without cleaning, heat must be applied at the same time as mounting. In this case, actually, heat is applied to the joint by heating one or both of the substrate and the IC. When the substrate is heated, the stage on which the substrate is set is heated by a heater, and when the IC is heated, the suction tool or the like that transports and mounts the IC on the substrate is heated by the heater. In many cases, the entire stage is always heated due to its structure or to improve productivity. On the other hand, when the pulse heating method is used for IC heating, it is possible to heat only at the time of bonding and only at the bonding portion on the substrate.

【0005】図3に従来のフリップチップ実装の概要が
示されている。図3において、40はステージ、41は
基板、42、43、44、45、46は接合材料、4
7、48、49はICチップ、50は吸着ツールであ
る。図3の例では、基板上にあらかじめ接合材料として
メッキにより供給されたスズバンプ42、43、44、
45、46が設けられており、この上にICチップを実
装する。実装の順序は、接合箇所42、43、44、4
5、46の順番である。ICチップが実装される前に、
まず100℃〜150℃程度に加熱されたステージ40
上に基板41がセットされる。ここで、ステージ40は
その全体が常時加熱されており、基板41のセット前か
ら実装が完了し、基板が取り外されるまで温度は常に一
定である。ステージ40にセットされた基板41上に吸
着ツール50により搬送されたICチップが装着され
る。図3は、ICチップ47、48はすでに実装済み
で、ICチップ49が実装されているときの様子を示し
ている。ICチップ上の電極には接合のためのバンプが
形成されており、吸着ツール50の内部にヒーターを組
み込み、加熱することによりIC側からも接合部分を加
熱し接合効率を向上させ、なおかつ吸着ツール50に超
音波をかけることにより接合する。図3では、たとえば
接合材料42、43は接合を完了しているが、接合材料
44、45、46へのIC実装が完了するまで、ステー
ジ40による加熱が持続されることになり、熱による劣
化が進行する。また一方、例えば接合材料46では、接
合材料42、43、44、45への実装が完了し46へ
実装が始まるまでの間、ステージ40による加熱が続け
られるため酸化が進行し、スズメッキ表面が酸化し接合
品質が劣化する。以上のように、従来はステージ40全
体を常時加熱する基板加熱方法が用いられており、実装
時以外すなわち実装されるまでと実装後の時間帯におい
ても、不要な熱が接合部分に加えられることになり、実
装品質に悪影響をおよぼす結果となる。
FIG. 3 shows an outline of the conventional flip chip mounting. In FIG. 3, 40 is a stage, 41 is a substrate, 42, 43, 44, 45, and 46 are bonding materials,
7, 48 and 49 are IC chips, and 50 is a suction tool. In the example of FIG. 3, tin bumps 42, 43, 44, which are supplied on the substrate in advance by plating as a bonding material,
45 and 46 are provided, and an IC chip is mounted thereon. The order of mounting is the joints 42, 43, 44, 4
The order is 5, 46. Before the IC chip is mounted,
First, the stage 40 heated to about 100 ° C. to 150 ° C.
The substrate 41 is set thereon. Here, the entire stage 40 is constantly heated, and the mounting is completed before setting the substrate 41, and the temperature is always constant until the substrate is removed. The IC chip transported by the suction tool 50 is mounted on the substrate 41 set on the stage 40. FIG. 3 shows a state where the IC chips 47 and 48 have already been mounted and the IC chip 49 has been mounted. Bumps for bonding are formed on the electrodes on the IC chip. A heater is incorporated inside the suction tool 50, and by heating, the bonding portion is also heated from the IC side to improve the bonding efficiency. 50 are joined by applying ultrasonic waves. In FIG. 3, for example, the bonding materials 42 and 43 have been bonded, but the heating by the stage 40 is continued until the IC mounting on the bonding materials 44, 45 and 46 is completed, and the deterioration due to heat is caused. Progresses. On the other hand, for example, in the case of the bonding material 46, the heating by the stage 40 is continued until the mounting on the bonding materials 42, 43, 44, and 45 is completed and the mounting on the bonding material 46 is started. And the joining quality is degraded. As described above, conventionally, the substrate heating method of constantly heating the entire stage 40 is used. Unnecessary heat is applied to the bonding portion other than at the time of mounting, that is, even before mounting and during the time period after mounting. And adversely affect the mounting quality.

【0006】[0006]

【本発明が解決しようとする課題】前述した通り、従来
の基板加熱方法では、一枚の基板上へ複数個実装する場
合、IC実装がすべて完了するまで常時加熱される。し
たがって、一つの接合箇所に、実装時のみならずそれ以
外の時間帯すなわち実装されるまでと実装後も、基板が
ステージに取りつけられてから取り外されるまでの間、
常時熱が加わり続けることになる。接合材料が酸化され
やすい物質、たとえばスズ(Sn)やはんだ(Sn・P
bの合金)である場合や、接合材料と接合母材(IC、
基板の電極)間で拡散などの反応が生じやすい組合せの
場合は、実装する時以外に必要以上の加熱を行うことは
好ましくない。その一例として、基板上の電極がスズめ
っきバンプである場合、実装までの待ち時間の間にスズ
表面が酸化されて接合品質に悪影響を与え、また接合後
の加熱により接合部分に熱ストレスが加わり、信頼性低
下の原因となる。
As described above, in the conventional substrate heating method, when a plurality of substrates are mounted on one substrate, the substrate is constantly heated until all the IC mounting is completed. Therefore, at one joint, not only at the time of mounting but also at other times, that is, until after mounting and after mounting, until the board is mounted on the stage until it is removed.
Heat will always be applied. A substance to which the bonding material is easily oxidized, for example, tin (Sn) or solder (Sn · P)
b) or a bonding material and a bonding base material (IC,
In the case of a combination that easily causes a reaction such as diffusion between the electrodes of the substrate, it is not preferable to perform unnecessary heating other than when mounting. For example, if the electrodes on the board are tin-plated bumps, the tin surface is oxidized during the waiting time before mounting, which has an adverse effect on the bonding quality, and heat stress is applied to the bonding part by heating after bonding. , Causing a decrease in reliability.

【0007】ICのフリップチップ実装においては、I
Cと基板の接合の高品質化・高信頼性化が要求されてい
る。本発明は、基板とICのフリップチップ接合におい
て、上記要求を実現できるような基板加熱方法を提供す
る。
In flip-chip mounting of an IC, I
There is a demand for higher quality and higher reliability of bonding between C and the substrate. The present invention provides a substrate heating method capable of fulfilling the above requirements in flip chip bonding of a substrate and an IC.

【0008】[0008]

【課題を解決するための手段】この課題を解決するため
本発明は、IC実装箇所のみ、かつ実装時のみ基板を加
熱するものである。これにより接合材料の酸化や接合後
の熱ストレスが低減でき、接合の高品質化・高信頼性化
が可能となる。
SUMMARY OF THE INVENTION In order to solve this problem, the present invention is to heat a substrate only at an IC mounting portion and only at the time of mounting. As a result, oxidation of the bonding material and thermal stress after bonding can be reduced, and high quality and high reliability of bonding can be achieved.

【0009】[0009]

【発明の実施の形態】本発明の請求項1に記載の発明
は、半導体ICフリップチップ実装において、ICを基
板に実装する際に、ICが実装される箇所のみを加熱
し、順次ICを基板に実装することを特徴とする基板加
熱方法であり、実装済みのICチップや未実装の接合部
分は加熱されないので、これらの部分における劣化は進
行せず、接合の高品質化および高信頼性化を果たす作用
を有する。
DESCRIPTION OF THE PREFERRED EMBODIMENTS According to the first aspect of the present invention, in a semiconductor IC flip chip mounting, when mounting an IC on a substrate, only the portion where the IC is mounted is heated, and the IC is sequentially mounted on the substrate. This is a method of heating the substrate characterized by mounting on a substrate. Since the mounted IC chip and the unmounted joints are not heated, the deterioration in these parts does not progress, resulting in higher quality and higher reliability of the joints. Has the effect of fulfilling

【0010】請求項2に記載の発明は、ICが複数個実
装される基板を保持するステージ内に、個別に加熱ヒー
ターが組み込まれた複数個の加熱ツールを有し、IC実
装時に実装部分の加熱ヒーターのみを通電して、局所的
に加熱し、順次ICを基板に実装することを特徴とする
請求項1記載の基板加熱方法であり、基板を局時および
局所的に加熱を行う作用を有する。
According to a second aspect of the present invention, a stage for holding a substrate on which a plurality of ICs are mounted has a plurality of heating tools each having a built-in heating heater. 2. The method for heating a substrate according to claim 1, wherein only the heater is energized to locally heat the IC, and the IC is sequentially mounted on the substrate. Have.

【0011】請求項3に記載の発明は、ICが複数個実
装される基板を保持するステージ内に、基板の直下で上
下および前後左右に移動可能な加熱ツールを有し、前記
加熱ツールが基板の実装部分に移動して基板に接触する
ことにより、ICの実装時に実装部分のみを局所的に加
熱し、順次ICを基板に実装することを特徴とする請求
項1記載の基板加熱方法であり、請求項2記載の発明と
同様、基板の局時および局所的加熱を行う作用を有す
る。
According to a third aspect of the present invention, there is provided a stage for holding a substrate on which a plurality of ICs are mounted, comprising a heating tool which can be moved up and down, front and rear, right and left immediately below the substrate, and wherein the heating tool is 2. The substrate heating method according to claim 1, wherein the substrate is heated only locally at the time of mounting the IC by moving to the mounting portion and contacting the substrate, and the IC is sequentially mounted on the substrate. In the same manner as the second aspect of the invention, it has an effect of performing local and local heating of the substrate.

【0012】以下、本発明の実施の形態について、図1
および図2を用いて説明する。 (実施の形態1)図1に、本発明の実施の形態における
IC実装の概要が示されている。図1において、1、
2、3、4、5はステージ機能を兼ねた固定加熱ツール
である。6は基板、7、8、9、10、11は接合材料
で、従来例と同様スズメッキバンプである。12、1
3、14はICチップ、15はIC搬送・装着用の吸着
ツールである。ここで加熱ツール1〜5にはそれぞれ個
別にヒーターが組み込まれており、各々単独で通電加熱
することが可能である。実装の流れとしては、まず、室
温状態の加熱ツール1〜5上に基板6がセットされる。
基板がセットされたときは、まだ加熱ツール1〜5のす
べてが通電加熱されていない。次に、ICチップが吸着
ツール15により基板上に装着される。たとえば、IC
チップ12が装着されるときは、加熱ツール1のみが通
電加熱され接合材料7を加熱し、ICチップ12の実装
が完了すると、加熱ツール1の通電は停止し、加熱を中
止する。次に、ICチップ13を装着するときは、加熱
ツール2のみが加熱されICチップ13の実装が終わる
と加熱を停止する。図1は、ICチップ14が実装され
ている状態を示しており、このときは加熱ツール3のみ
が通電されている。以上のような方法で実装部分の加熱
ツールのみが通電され、これを繰り返すことによりIC
実装が行われる。したがって図1の状態では、実装済み
のICチップ12、13の接合材料7、8および未実装
の接合材料10、11は加熱されないので劣化が進行せ
ず、その結果として高品質のIC実装が実現できる。 (実施の形態2)図2には実施の形態2におけるIC実
装の概要が示されている。図2において、21は上下左
右前後に移動可能な加熱ツール、22は基板保持用の金
具、23は基板である。24、25、26、27、28
は接合材料としてのスズメッキバンプ、29、30、3
1はICチップ、32はICチップ搬送・装着用の吸着
ツールである。実装の流れとしては、まず、基板23が
金具22により所定の位置に固定される。次に、ICチ
ップが吸着ツール32により搬送され、基板上に装着、
実装される。このとき加熱ツール21は実装位置に移動
し基板の実装部分のみを加熱する。たとえばICチップ
29を実装するときは、加熱ツールはいったん基板から
離れて接合材料24の直下に移動し、ICチップ29の
装着と同時に上昇し、基板23に接触し接合材料24の
みを加熱する。実装が終わると加熱ツール21は基板か
ら離れた位置で待機する。次に、ICチップ30を実装
するときも、同様の動作で装着と同時に接合材料25の
直下の基板表面を接触加熱し、実装が終わると基板から
離れ待機する。図2はICチップ31が実装されている
状態を示しており、このあと接合材料27、28上への
ICチップの実装も同様にして行われる。以上のような
基板加熱方法でICチップを実装すれば、実施の形態1
と同様、実装時に実装分のICチップの接合材料のみを
加熱するので、それ以外の部分の熱による劣化が防止で
き、結果として高品質なIC実装が実現できる。
Hereinafter, an embodiment of the present invention will be described with reference to FIG.
This will be described with reference to FIG. (Embodiment 1) FIG. 1 shows an outline of IC mounting in an embodiment of the present invention. In FIG. 1, 1,
Reference numerals 2, 3, 4, and 5 are fixed heating tools that also have a stage function. Reference numeral 6 denotes a substrate, and 7, 8, 9, 10, and 11 denote bonding materials, which are tin-plated bumps as in the conventional example. 12, 1
Reference numerals 3 and 14 denote IC chips, and reference numeral 15 denotes a suction tool for transporting and mounting the IC. Here, heaters are individually incorporated in the heating tools 1 to 5, respectively, and each of them can be independently heated by energization. As a mounting flow, first, the substrate 6 is set on the heating tools 1 to 5 at room temperature.
When the substrate is set, all of the heating tools 1 to 5 have not been electrically heated yet. Next, the IC chip is mounted on the substrate by the suction tool 15. For example, IC
When the chip 12 is mounted, only the heating tool 1 is energized and heated to heat the bonding material 7, and when the mounting of the IC chip 12 is completed, the energization of the heating tool 1 is stopped and the heating is stopped. Next, when the IC chip 13 is mounted, only the heating tool 2 is heated, and when the mounting of the IC chip 13 is completed, the heating is stopped. FIG. 1 shows a state in which the IC chip 14 is mounted. At this time, only the heating tool 3 is energized. Only the heating tool in the mounting part is energized in the manner described above, and by repeating this, the IC
Implementation is performed. Therefore, in the state of FIG. 1, the bonding materials 7 and 8 of the mounted IC chips 12 and 13 and the bonding materials 10 and 11 of the unmounted IC chips are not heated, so that the deterioration does not proceed, and as a result, high-quality IC mounting is realized. it can. (Embodiment 2) FIG. 2 shows an outline of IC mounting in Embodiment 2. In FIG. 2, reference numeral 21 denotes a heating tool that can move up, down, left, and right and back, 22 denotes a metal fitting for holding a substrate, and 23 denotes a substrate. 24, 25, 26, 27, 28
Are tin-plated bumps as joining materials, 29, 30, 3
Reference numeral 1 denotes an IC chip, and 32 denotes a suction tool for transporting and mounting the IC chip. As for the flow of mounting, first, the substrate 23 is fixed at a predetermined position by the metal fitting 22. Next, the IC chip is transported by the suction tool 32 and mounted on the substrate.
Implemented. At this time, the heating tool 21 moves to the mounting position and heats only the mounting portion of the board. For example, when mounting the IC chip 29, the heating tool once moves away from the substrate and immediately below the bonding material 24, rises simultaneously with the mounting of the IC chip 29, contacts the substrate 23, and heats only the bonding material 24. When the mounting is completed, the heating tool 21 waits at a position away from the substrate. Next, when the IC chip 30 is mounted, the surface of the substrate immediately below the bonding material 25 is contact-heated at the same time when the IC chip 30 is mounted by the same operation. FIG. 2 shows a state in which the IC chip 31 is mounted. Thereafter, the mounting of the IC chip on the bonding materials 27 and 28 is performed in the same manner. When the IC chip is mounted by the above-described substrate heating method, the first embodiment
In the same manner as described above, only the bonding material of the mounted IC chip is heated at the time of mounting, so that the other parts can be prevented from being deteriorated due to heat, and as a result, high quality IC mounting can be realized.

【0013】なお、上記の実施の態様においては、加熱
ツールはICチップが実装される箇所のみを加熱してい
るが、これに限定されず実装箇所の周辺まで加熱するこ
ともできる。
In the above embodiment, the heating tool heats only the portion where the IC chip is mounted. However, the present invention is not limited to this, and the heating tool can also heat the periphery of the mounting portion.

【0014】[0014]

【発明の効果】以上のように本発明によれば、実装時に
実装部分のみを局所的に加熱することにより、実装済み
のICや未実装の接合部分は加熱されず、これらの部分
における熱による劣化の進行は防止され、高品質なフリ
ップチップ実装を実現することができる。
As described above, according to the present invention, only the mounting portion is locally heated at the time of mounting, so that the mounted IC and the unmounted bonding portion are not heated, but are heated by these portions. The progress of deterioration is prevented, and high quality flip chip mounting can be realized.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明による基板加熱方法およびICチップ実
装の概要図である。
FIG. 1 is a schematic view of a substrate heating method and an IC chip mounting according to the present invention.

【図2】本発明による他の基板加熱方法およびICチッ
プ実装の概要図である。
FIG. 2 is a schematic view of another substrate heating method and IC chip mounting according to the present invention.

【図3】従来の基板加熱方法およびICチップ実装の概
要図である。
FIG. 3 is a schematic view of a conventional substrate heating method and IC chip mounting.

【符号の説明】[Explanation of symbols]

1、2、3、4、5、21 基板加熱ツール 6、23、41 基板 7、8、9、10、11、24、25、26 接合材料 27、28、42、43、44、45、46 接合材料 12、13、14、29、30、31、47、48、4
9 ICチップ 15、32、50 吸着ツール 22 基板固定金具 40 ステージ
1, 2, 3, 4, 5, 21 Substrate heating tool 6, 23, 41 Substrate 7, 8, 9, 10, 11, 24, 25, 26 Bonding material 27, 28, 42, 43, 44, 45, 46 Bonding material 12, 13, 14, 29, 30, 31, 47, 48, 4
9 IC chip 15, 32, 50 Suction tool 22 Substrate fixing bracket 40 Stage

Claims (3)

【特許請求の範囲】[Claims] 【請求項1】 半導体ICフリップチップ実装におい
て、ICを基板に実装する際に、ICが実装される箇所
のみを加熱し、順次ICを基板に実装することを特徴と
する基板加熱方法
In a semiconductor IC flip chip mounting method, when mounting an IC on a substrate, only a portion where the IC is mounted is heated and the IC is mounted on the substrate sequentially.
【請求項2】 ICが複数個実装される基板を保持する
ステージ内に、個別に加熱ヒーターが組み込まれた複数
個の加熱ツールを有し、IC実装時に実装部分の加熱ヒ
ーターのみを通電して局所的に加熱し、順次ICを基板
に実装することを特徴とする請求項1記載の基板加熱方
2. A stage for holding a substrate on which a plurality of ICs are mounted has a plurality of heating tools in which heating heaters are individually incorporated. 2. The substrate heating method according to claim 1, wherein the substrate is locally heated and the ICs are sequentially mounted on the substrate.
【請求項3】 ICが複数個実装される基板を保持する
ステージ内に、基板の直下で上下および前後左右に移動
可能な加熱ツールを有し、前記加熱ツールが基板の実装
部分に移動して基板に接触することにより、ICの実装
時に実装部分のみを局所的に加熱し、順次ICを基板に
実装することを特徴とする請求項1記載の基板加熱方法
3. A stage for holding a substrate on which a plurality of ICs are mounted has a heating tool movable up and down, front and rear, and left and right just below the substrate, and the heating tool moves to a mounting portion of the substrate. 2. The substrate heating method according to claim 1, wherein only the mounting portion is locally heated when the IC is mounted by contacting the substrate, and the IC is sequentially mounted on the substrate.
JP13957597A 1997-05-29 1997-05-29 Substrate heating method Expired - Fee Related JP3442615B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13957597A JP3442615B2 (en) 1997-05-29 1997-05-29 Substrate heating method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13957597A JP3442615B2 (en) 1997-05-29 1997-05-29 Substrate heating method

Publications (2)

Publication Number Publication Date
JPH10335391A true JPH10335391A (en) 1998-12-18
JP3442615B2 JP3442615B2 (en) 2003-09-02

Family

ID=15248464

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13957597A Expired - Fee Related JP3442615B2 (en) 1997-05-29 1997-05-29 Substrate heating method

Country Status (1)

Country Link
JP (1) JP3442615B2 (en)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2009150962A1 (en) * 2008-06-12 2009-12-17 株式会社アドウェルズ Mounting apparatus
JP2011199184A (en) * 2010-03-23 2011-10-06 Fujifilm Corp Substrate mounting device and substrate mounting method
KR20130122911A (en) * 2012-05-01 2013-11-11 신꼬오덴기 고교 가부시키가이샤 Method of manufacturing electronic device, and electronic component mounting device
WO2016009557A1 (en) * 2014-07-18 2016-01-21 富士機械製造株式会社 Component mounting device
JP2018026375A (en) * 2016-08-08 2018-02-15 東レエンジニアリング株式会社 Mounting device
JPWO2016203532A1 (en) * 2015-06-15 2018-03-29 富士機械製造株式会社 Component mounter
JP2018137262A (en) * 2017-02-20 2018-08-30 東レエンジニアリング株式会社 Mounting device and mounting method
JP2019110289A (en) * 2017-12-15 2019-07-04 パナソニックIpマネジメント株式会社 Component bonding apparatus, method therefor, and mounting structure
JP2021144990A (en) * 2020-03-10 2021-09-24 株式会社Fuji Component mounting machine
CN113539883A (en) * 2020-04-13 2021-10-22 Jmj韩国株式会社 Semiconductor device mounting apparatus
US11574888B2 (en) 2017-12-15 2023-02-07 Panasonic Intellectual Property Management Co., Ltd. Component joining apparatus, component joining method and mounted structure

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101440345B1 (en) 2013-05-06 2014-09-15 앰코 테크놀로지 코리아 주식회사 Stage block for manufacturing semiconductor package

Cited By (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2009150962A1 (en) * 2008-06-12 2009-12-17 株式会社アドウェルズ Mounting apparatus
KR101163590B1 (en) 2008-06-12 2012-07-06 엘피다 메모리, 아이엔씨. Mounting apparatus
US8910375B2 (en) 2008-06-12 2014-12-16 Adwelds Corporation Mounting apparatus
JP2011199184A (en) * 2010-03-23 2011-10-06 Fujifilm Corp Substrate mounting device and substrate mounting method
KR20130122911A (en) * 2012-05-01 2013-11-11 신꼬오덴기 고교 가부시키가이샤 Method of manufacturing electronic device, and electronic component mounting device
JP2013232571A (en) * 2012-05-01 2013-11-14 Shinko Electric Ind Co Ltd Method of manufacturing electronic device and electronic component mounting device
WO2016009557A1 (en) * 2014-07-18 2016-01-21 富士機械製造株式会社 Component mounting device
JPWO2016009557A1 (en) * 2014-07-18 2017-04-27 富士機械製造株式会社 Component mounting equipment
EP3171685B1 (en) * 2014-07-18 2023-03-15 FUJI Corporation Component mounting device
US10966358B2 (en) 2014-07-18 2021-03-30 Fuji Corporation Component mounting device
JPWO2016203532A1 (en) * 2015-06-15 2018-03-29 富士機械製造株式会社 Component mounter
WO2018030248A1 (en) * 2016-08-08 2018-02-15 東レエンジニアリング株式会社 Mounting device
TWI727082B (en) * 2016-08-08 2021-05-11 日商東麗工程股份有限公司 Install the device
JP2018026375A (en) * 2016-08-08 2018-02-15 東レエンジニアリング株式会社 Mounting device
JP2018137262A (en) * 2017-02-20 2018-08-30 東レエンジニアリング株式会社 Mounting device and mounting method
JP2019110289A (en) * 2017-12-15 2019-07-04 パナソニックIpマネジメント株式会社 Component bonding apparatus, method therefor, and mounting structure
US11574888B2 (en) 2017-12-15 2023-02-07 Panasonic Intellectual Property Management Co., Ltd. Component joining apparatus, component joining method and mounted structure
JP2021144990A (en) * 2020-03-10 2021-09-24 株式会社Fuji Component mounting machine
CN113539883A (en) * 2020-04-13 2021-10-22 Jmj韩国株式会社 Semiconductor device mounting apparatus
JP2021170634A (en) * 2020-04-13 2021-10-28 ウェイブピア カンパニー リミテッド Semiconductor component mounting device
TWI781551B (en) * 2020-04-13 2022-10-21 南韓商暐寶皮亞股份有限公司 Apparatus for attaching semiconductor parts
CN113539883B (en) * 2020-04-13 2024-06-07 Jmj韩国株式会社 Semiconductor device mounting apparatus

Also Published As

Publication number Publication date
JP3442615B2 (en) 2003-09-02

Similar Documents

Publication Publication Date Title
JPH10335391A (en) Heating of substrate
WO1997018584A1 (en) Method for forming bump of semiconductor device
KR100919931B1 (en) Apparatus and Method for laser soldering and Fabricating method of power semiconductor module using the same
JPH10163619A (en) Method for mounting ic package
JP3857949B2 (en) Electronic component mounting equipment
TW200824522A (en) Printed circuit board, printed circuit board assembly, electronic device, manufacturing method of printed circuit board, and warpage correcting method of printed circuit board
JPH08213413A (en) Soldering method of silicon element
JP2002361472A (en) Soldering device and soldering method
JP2583142B2 (en) Manufacturing method of thermoelectric module
JP3360778B2 (en) Semiconductor device soldering method
JPH10233484A (en) Method and device for assembling semiconductor device
JP3395609B2 (en) Solder bump formation method
JPH11121921A (en) Method and device for soldering electronic components
JPH0983128A (en) Junction structure of semiconductor module
KR102217826B1 (en) Mounting device and mounting method
JPH09266227A (en) Bonding method of electronic parts
JP3166752B2 (en) Bare chip mounting system
JPH10335869A (en) Circuit board provided with shielding case and its manufacture
JPH1012992A (en) Mounting method and electronic component housing pallet
JPH05259631A (en) Surface mounting of printed wiring board
JPH05283452A (en) Manufacture of semiconductor device
JPH06196851A (en) Method for soldering metallic member onto circuit board
JPS63204696A (en) Method of mounting component on flexible printed circuit with solder
KR100709129B1 (en) Method for manufacturing flip chip package
JPS63177584A (en) Assembly of hybrid integrated circuit

Legal Events

Date Code Title Description
FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080620

Year of fee payment: 5

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 6

Free format text: PAYMENT UNTIL: 20090620

LAPS Cancellation because of no payment of annual fees