JPH10163619A - Method for mounting ic package - Google Patents
Method for mounting ic packageInfo
- Publication number
- JPH10163619A JPH10163619A JP9323034A JP32303497A JPH10163619A JP H10163619 A JPH10163619 A JP H10163619A JP 9323034 A JP9323034 A JP 9323034A JP 32303497 A JP32303497 A JP 32303497A JP H10163619 A JPH10163619 A JP H10163619A
- Authority
- JP
- Japan
- Prior art keywords
- pcb
- package
- tcp
- flux
- lead
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K1/00—Soldering, e.g. brazing, or unsoldering
- B23K1/005—Soldering by means of radiant energy
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3421—Leaded components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3489—Composition of fluxes; Methods of application thereof; Other methods of activating the contact surfaces
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K2101/00—Articles made by soldering, welding or cutting
- B23K2101/36—Electric or electronic devices
- B23K2101/40—Semiconductor devices
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10431—Details of mounted components
- H05K2201/10606—Permanent holder for component or auxiliary PCB mounted on a PCB
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10681—Tape Carrier Package [TCP]; Flexible sheet connector
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10689—Leaded Integrated Circuit [IC] package, e.g. dual-in-line [DIL]
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/01—Tools for processing; Objects used during processing
- H05K2203/0147—Carriers and holders
- H05K2203/0165—Holder for holding a Printed Circuit Board [PCB] during processing, e.g. during screen printing
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/04—Soldering or other types of metallurgic bonding
- H05K2203/0485—Tacky flux, e.g. for adhering components during mounting
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/10—Using electric, magnetic and electromagnetic fields; Using laser light
- H05K2203/104—Using magnetic force, e.g. to align particles or for a temporary connection during processing
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/10—Using electric, magnetic and electromagnetic fields; Using laser light
- H05K2203/107—Using laser light
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/30—Details of processes not otherwise provided for in H05K2203/01 - H05K2203/17
- H05K2203/304—Protecting a component during manufacturing
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3494—Heating methods for reflowing of solder
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Mechanical Engineering (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Supply And Installment Of Electrical Components (AREA)
Abstract
Description
【0001】[0001]
【発明の属する技術分野】本発明は印刷回路基板(PC
B)にテープキャリアパッケージ(Tape CarrierPackag
e:TCP)を実装する方法に関する。The present invention relates to a printed circuit board (PC).
B) Tape CarrierPackag
e: TCP).
【0002】[0002]
【従来の技術】半導体技術の発展により、電子製品に使
用されるICは高機能、高集積化が進んでいる。これに
伴い、ICの熱対策のためのICパッケージも発展して
いる。ICは、高機能になるとパッド数が増加し、パッ
ケージのリード数も増加してリード密度が高くなるた
め、PCBにパッケージを実装する技術の研究も進んで
いる。2. Description of the Related Art With the development of semiconductor technology, ICs used in electronic products are becoming more sophisticated and highly integrated. Along with this, IC packages for heat control of ICs have been developed. As ICs become more sophisticated, the number of pads increases, the number of leads in the package also increases, and the lead density increases. Therefore, research on a technology for mounting a package on a PCB has been advanced.
【0003】最近は、ノート型コンピュータのような小
型コンピュータでも高性能が要求されている。ノート型
コンピュータの場合は小型/軽量が製品の特徴であるた
め、実装するICパッケージが小さいほど良いが、小さ
くなると熱対策が困難になる。Recently, high performance has been demanded even for small computers such as notebook computers. In the case of a notebook computer, since the product is characterized by its small size and light weight, the smaller the IC package to be mounted, the better.
【0004】TCPは、リード間隔が0.25mmであ
る高微細部品であり、一般の半導体チップで用いられる
ワイヤボンディングが無く、小さくできるのでPCBを
小さく形成することができる。[0004] TCP is a high-fine component having a lead interval of 0.25 mm, and has no wire bonding used in a general semiconductor chip and can be made small, so that the PCB can be formed small.
【0005】図7はTCPの一部破断した斜視図であ
る。FIG. 7 is a partially broken perspective view of the TCP.
【0006】TCPは、ポリイミドフィルム103の中
心に、半導体チップ100がポリイミドフィルム103
に対して上下に突出して置かれる。半導体チップ100
に接着されたリード102は、ポリイミドフィルム10
3のチップ表面側にパタン形成されてリード間の絶縁を
維持し、外部の衝撃から保護される。また、ポリイミド
フィルム103において、半導体チップ100の各エッ
ジから所定間隔離れた位置にエッジに対向してスロット
106が開けられリード102の一部を露出させてい
る。[0006] In the TCP, the semiconductor chip 100 is placed at the center of the polyimide film 103.
It is placed up and down with respect to. Semiconductor chip 100
Lead 102 adhered to the polyimide film 10
3, a pattern is formed on the chip surface side to maintain insulation between the leads, and is protected from external impact. Further, in the polyimide film 103, a slot 106 is opened at a position spaced apart from each edge of the semiconductor chip 100 by a predetermined distance so as to face the edge, and a part of the lead 102 is exposed.
【0007】このような構成のTCPを、PCB上に実
装する従来の方法について説明すると次のようになる。A conventional method of mounting the TCP having such a configuration on a PCB will be described as follows.
【0008】まず、PCBを固定した状態で、TCPの
リードが実装されるPCBのリードパタン上にフラック
スを均一に塗布する。ここに、別の工程で切断/整形さ
れたTCPを、リードとPCB上のリードパタンが対応
するように置いた後、TCPのリードを加熱及び加圧す
ることによりPCB上のリードパタンにTCPのリード
を実装する。次に、ソルダリング後のPCBを冷却し
て、トレーから取り外す。First, with the PCB fixed, a flux is uniformly applied on a lead pattern of the PCB on which the TCP leads are mounted. Here, after the TCP cut / shaped in another process is placed so that the lead and the lead pattern on the PCB correspond to each other, the TCP lead is heated and pressed to apply the TCP lead to the lead pattern on the PCB. Implement Next, the soldered PCB is cooled and removed from the tray.
【0009】一方、TCPのリードを切断/整形する工
程は、TCPを切断/整形部に取り込んでPCB上のリ
ードパタンに適合するように切断/整形装置により切断
する。具体的に説明すると、切断/整形部に移送された
TCPを切断/整形装置により図7のA−A’線に沿っ
て切断する。On the other hand, in the step of cutting / shaping a TCP lead, the TCP is taken into a cutting / shaping section and cut by a cutting / shaping device so as to conform to a lead pattern on a PCB. More specifically, the TCP transferred to the cutting / shaping unit is cut by the cutting / shaping device along the line AA 'in FIG.
【0010】図8は図7のA−A’線に沿って切断され
てソルダリングされた状態のTCPの断面図で、図9は
TCPにヒートシンクを付着する方法について説明する
断面図である。FIG. 8 is a cross-sectional view of the TCP cut along the line AA 'of FIG. 7 and soldered. FIG. 9 is a cross-sectional view for explaining a method of attaching a heat sink to the TCP.
【0011】図8を参照すると、スロット106の外側
にあるポリイミドフィルム103’を含んで切断が行わ
れる。その後、切断されたリードはすぐ切断/整形装置
により所定形態に整形されてPCB内のリードパタンに
適合するリード形態になる。Referring to FIG. 8, a cut is made to include the polyimide film 103 ′ outside the slot 106. Thereafter, the cut lead is immediately shaped into a predetermined shape by a cutting / shaping device to be a lead shape conforming to a lead pattern in the PCB.
【0012】また、図9を参照すると従来の実装方法で
は、PCBは半導体チップ100動作時の熱を外部に放
出するヒートシンク130を付着するために、TCPの
装着位置に半導体チップ100の大きさの開口部116
を持つ。半導体チップ100の裏面はポリイミドフィル
ム103から突出しているので、この突出部分とヒート
シンク130に伝導性接着パッド113、113’を付
着し、PCBの開口部116に半導体チップ100の突
出部分(裏面)を挿入し、逆方向からヒートシンク13
0を半導体チップ100に装着する。Referring to FIG. 9, in the conventional mounting method, the PCB has a heat sink 130 for releasing heat when the semiconductor chip 100 is operated. Opening 116
have. Since the back surface of the semiconductor chip 100 protrudes from the polyimide film 103, conductive adhesive pads 113 and 113 ′ are attached to this protruding portion and the heat sink 130, and the protruding portion (back surface) of the semiconductor chip 100 is attached to the opening 116 of the PCB. Insert the heat sink 13 from the opposite direction.
0 is mounted on the semiconductor chip 100.
【0013】[0013]
【発明が解決しようとする課題】しかし従来の実装方法
によると、ソルダリング段階でTCPのリードを圧着す
る際にリードの整列状態が乱れる場合があり、これによ
って隣接リード間のショートが多発する問題がある。ま
た、ホットバーによりリードに直接圧力が加わることに
よりリード自体が薄いために損傷して、ソルダリングさ
れてもリードの寿命が短くなったり接触不良が発生する
ことがあった。また、従来の構造でヒートシンクを装着
するのは長時間必要で作業が困難である。However, according to the conventional mounting method, when the TCP leads are crimped at the soldering stage, the alignment of the leads may be disturbed, which may cause a short circuit between adjacent leads. There is. Further, when a pressure is directly applied to the lead by the hot bar, the lead itself is thin and damaged because of the thinning, and the life of the lead may be shortened or a contact failure may occur even when soldering is performed. In addition, mounting the heat sink with the conventional structure requires a long time and is difficult to perform.
【0014】[0014]
【課題を解決するための手段】前記の目的を達成するた
めに本発明は、TCP型ICパッケージの印刷回路基板
(PCB)への実装方法において、PCB上の異物を除
去する段階と、PCB上に形成されたリードパタンにフ
ラックスを塗布する段階と、ICパッケージのリードを
フラックスが塗布されたPCB上のリードパタン上に揃
える段階と、揃えたICパッケージの半導体チップ部分
をホールディングブロックでカバーして全面に光ビーム
を照射して前記リードと前記リードパタンとをソルダリ
ングする段階と、ソルダリングされたPCB及びホール
ディングブロックを冷却する段階とを含むことを特徴と
するICパッケージ実装方法を提供する。フラックスを
塗布する前には、ICパッケージの半導体チップが位置
する部分に伝導性ボンドを塗布する段階を含む。伝導性
ボンドは、半導体チップサイズの60%の面積にわたっ
て塗布され、伝導性ボンドは、PCBに形成されたビア
ホ−ルを通してPCBの裏面にも塗布される。このPC
Bの裏面に塗布された伝導性ボンドを介在してヒートシ
ンクを付着する。フラックスは、ノズルにより塗布す
る。フラックスは、リードパタンが刻印されたスタンプ
を利用して塗布する。ホールディングブロックに付着し
た磁性体と磁石固定治具の磁石によりPCBが固定され
る。PCB上の認識マークを基準にしてICパッケージ
をPCB上に取り付ける。キセノン(Xe)光ビームー
によりソルダリングを行う。ホールディングブロックを
介在してICパッケージを吸着した後、ICパッケージ
のリードをPCB上のリードパタン上に揃える。According to the present invention, there is provided a method of mounting a TCP type IC package on a printed circuit board (PCB), comprising the steps of: Applying flux to the lead pattern formed on the substrate, aligning the leads of the IC package on the lead pattern on the PCB to which the flux has been applied, and covering the semiconductor chip portion of the aligned IC package with a holding block. A method of mounting an IC package, comprising: irradiating a light beam onto the entire surface to solder the leads and the lead pattern; and cooling the soldered PCB and holding block. Before applying the flux, the method includes applying a conductive bond to a portion of the IC package where the semiconductor chip is located. The conductive bond is applied over an area of 60% of the semiconductor chip size, and the conductive bond is also applied to the back side of the PCB through via holes formed in the PCB. This PC
A heat sink is attached via the conductive bond applied to the back surface of B. The flux is applied by a nozzle. The flux is applied using a stamp engraved with a lead pattern. The PCB is fixed by the magnetic material attached to the holding block and the magnet of the magnet fixing jig. The IC package is mounted on the PCB based on the recognition mark on the PCB. Soldering is performed using a xenon (Xe) light beam. After sucking the IC package through the holding block, the leads of the IC package are aligned on the lead pattern on the PCB.
【0015】[0015]
【発明の実施の形態】以下、 本発明の実施形態につい
て詳細に説明する。DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS Hereinafter, embodiments of the present invention will be described in detail.
【0016】図1は、本発明に係るTCP実装システム
を示すブロック図である。本実装システムは、PCBを
実装システムに取り込むロ−ダ部10と、取り込んだP
CBのTCP裏面に対応する部分に伝導性ボンドを塗布
するディスペンサ部20と、TCPを所定の大きさに切
断してリードを整形する切断/整形部30と、伝導性ボ
ンドが塗布されたPCBのTCPリードパタンにフラッ
クスを塗布して整形したTCPのリードがPCBのリー
ドパタンと一致するように揃えるマウント部40と、P
CBに装着したTCPをキセノン(Xe)光ビームでソ
ルダリングするソルダリング部50と、ソルダリングさ
れたPCBを冷却する冷却部60とからなる。FIG. 1 is a block diagram showing a TCP mounting system according to the present invention. The mounting system includes a loading unit 10 for loading a PCB into a mounting system,
A dispenser unit 20 for applying a conductive bond to a portion corresponding to the TCP back surface of the CB, a cutting / shaping unit 30 for cutting the TCP to a predetermined size to shape the lead, and a PCB for applying the conductive bond to the PCB. A mounting part 40 for aligning the TCP leads formed by applying a flux to the TCP lead pattern with the lead patterns of the PCB;
It comprises a soldering unit 50 for soldering the TCP mounted on the CB with a xenon (Xe) light beam, and a cooling unit 60 for cooling the soldered PCB.
【0017】図2はTCP実装工程のフロ−チャート、
図3はTCPのリード切断工程図、図4Aはホールディ
ングブロックの斜視図、図4Bはホールディングブロッ
クがTCP上に位置したときの一部破断した斜視図、図
5AはPCBを装着した磁石固定治具の断面図、図5B
は磁石固定治具の斜視図、図6はTCPを装着したPC
Bにヒートシンクを取り付けたときの図である。FIG. 2 is a flowchart of a TCP mounting process.
FIG. 3 is a view of a TCP lead cutting process, FIG. 4A is a perspective view of a holding block, FIG. 4B is a partially broken perspective view when the holding block is positioned on the TCP, and FIG. 5A is a magnet fixing jig with a PCB mounted thereon. Sectional view of FIG. 5B
Fig. 6 is a perspective view of a magnet fixing jig, and Fig. 6 is a PC on which TCP is mounted.
FIG. 3B is a diagram when a heat sink is attached to B.
【0018】以下、TCPを実装する工程を詳細に説明
する。以下の実施形態において、PCBは4枚のPCB
がアレイ状に組合わされている。Hereinafter, the process of mounting TCP will be described in detail. In the following embodiment, the PCB is composed of four PCBs.
Are combined in an array.
【0019】図2のフローで示されるように、S200
段階でロ−ダ部10に供給された4枚のPCB110
は、S210段階で表面に付着している汚染物質を除去
される。次に、PCB110は図5A及び図5Bに図示
された磁石固定治具120上に置かれる。As shown in the flow chart of FIG.
Four PCBs 110 supplied to the loading unit 10 in the stage
In step S210, contaminants attached to the surface are removed. Next, the PCB 110 is placed on the magnet fixing jig 120 shown in FIGS. 5A and 5B.
【0020】磁石固定治具120は平板プレート122
と、この平板プレート122の各頂点に形成された支持
脚124とで構成される。平板プレート122上には4
枚のPCB110に対応して、4個の開口部128があ
り、この開口部128はPCB110のリードパタン部
に対応する。また、各開口部128の四隅には、ホール
ディングブロック150を固定するための磁石126が
平板プレート122の表面と同一面になるような深さに
埋設されている。この開口部に置かれるPCB110
は、図4Bに図示されるように、対角線方向に一対の認
識マーク115があり、ホールディングブロック150
をPCB110上に取り付ける時の基準マークとなる。The magnet fixing jig 120 is a flat plate 122
And support legs 124 formed at each vertex of the flat plate 122. 4 on the flat plate 122
There are four openings 128 corresponding to the one PCB 110, and the openings 128 correspond to the lead pattern portion of the PCB 110. At the four corners of each opening 128, magnets 126 for fixing the holding block 150 are buried at a depth so as to be flush with the surface of the flat plate 122. PCB 110 placed in this opening
As shown in FIG. 4B, there is a pair of recognition marks 115 in a diagonal direction,
Is a reference mark when mounting on the PCB 110.
【0021】PCB110を磁石固定治具120上に固
定後、S220段階でディスペンサ部20に設置された
ディスペンサにより、伝導性ボンド114がPCB11
0上のTCP半導体チップ100が安着される領域の中
央部から一定面積だけ塗布される。塗布する面積は、半
導体チップ100の面積の60%の面積に該当する部分
に塗布することが好ましい。After fixing the PCB 110 on the magnet fixing jig 120, the conductive bond 114 is attached to the PCB 11 by the dispenser installed in the dispenser section 20 in step S220.
A predetermined area is applied from the central portion of the region where the TCP semiconductor chip 100 on the top 0 is seated. The area to be applied is preferably applied to a portion corresponding to an area of 60% of the area of the semiconductor chip 100.
【0022】図6に図示されるように、PCB110上
の伝導性ボンド114が塗布される部分には、ビアホ−
ル(スルーホール)118が形成され、伝導性ボンド1
14はビアホ−ル118を通じてPCB110の裏面に
も塗布される。PCB110の裏面に塗布された伝導性
ボンド114’は、ヒートシンク130をPCB110
の裏面に付着させて半導体チップ110の動作時に発生
する熱を放熱する。As shown in FIG. 6, a portion of the PCB 110 where the conductive bond 114 is applied is provided with a via hole.
(Through hole) 118 is formed, and the conductive bond 1
14 is also applied to the back surface of PCB 110 through via hole 118. The conductive bond 114 ′ applied to the back side of the PCB 110 allows the heat sink 130 to
To dissipate the heat generated during operation of the semiconductor chip 110.
【0023】つまり本発明によると、ヒートシンク13
0を付着するためにPCB110内に開口部を形成する
必要がなく、裏面に塗布された伝導性ボンド114’に
よりヒートシンク130をPCB110に付着すること
が可能になるため作業が容易になる。また、塗布された
伝導性ボンド114は、整形時に曲げるTCPのリード
102のためにTCPの半導体チップ100とPCB1
10との間隔を補償するのでTCPの装着安定性を高め
る。同一方法で他の3個のPCB110にも伝導性ボン
ド114を塗布する。That is, according to the present invention, the heat sink 13
There is no need to form an opening in the PCB 110 to attach the zeros, and the conductive bond 114 'applied to the back surface allows the heat sink 130 to be attached to the PCB 110, facilitating the work. In addition, the applied conductive bond 114 is formed between the TCP semiconductor chip 100 and the PCB 1 for the TCP lead 102 to be bent at the time of shaping.
10 is compensated for, so that the mounting stability of the TCP is improved. The conductive bond 114 is applied to the other three PCBs 110 in the same manner.
【0024】次にS230段階で、固形粉のフラックス
をノズルでPCB110上のリードパタンに均一に塗布
する。この時、TCPのリードパタンを刻印したスタン
プにフラックスを付けPCB110上のリードパタン上
に押すことにより迅速かつ均一にフラックスが塗布でき
る。フラックスは次のソルダリング段階でソルダリング
を円滑にするための潤滑剤として使用される。フラック
スが塗布されたPCB110は、PCB110上のリー
ドパタン330部分を拡大してモニタできるようにカメ
ラが装着されたマウント部40に移送される。Next, in step S230, the flux of the solid powder is uniformly applied to the lead pattern on the PCB 110 by the nozzle. At this time, the flux can be quickly and uniformly applied by applying a flux to the stamp engraved with the TCP lead pattern and pressing the stamp onto the lead pattern on the PCB 110. The flux is used as a lubricant to facilitate soldering in the next soldering step. The PCB 110 to which the flux has been applied is transferred to the mount unit 40 on which the camera is mounted so that the lead pattern 330 on the PCB 110 can be enlarged and monitored.
【0025】一方、S300段階で切断/整形部30に
取り込まれたTCPは、S310段階でPCB110上
のリードパタン330に適合する大きさに切断/整形さ
れる。具体的には図3A、3Bに図示されるように、切
断/整形装置160はスロット106内の外側端部近傍
で多数のリード102を一斉に切断する。この時、スロ
ット106の外側のポリイミドフィルム103は含まな
い。次に、図3Cに図示されるように切断されたリード
102は、すぐ切断/整形装置160によりPCB11
0に接合されるように所定曲率を持つ形態に整形され
る。切断/整形が完了したTCPは、S240段階でマ
ウント部40内に設置したPCB110上のリードパタ
ン330上に移され取り付けられる。On the other hand, the TCP captured by the cutting / shaping unit 30 in step S300 is cut / shaped to a size suitable for the lead pattern 330 on the PCB 110 in step S310. Specifically, as shown in FIGS. 3A and 3B, the cutting / shaping apparatus 160 cuts a large number of leads 102 at the same time near the outer end in the slot 106. At this time, the polyimide film 103 outside the slot 106 is not included. Next, the lead 102 cut as shown in FIG. 3C is immediately cut by the cutting / shaping device 160 into the PCB 11.
It is shaped into a form having a predetermined curvature so as to be joined to zero. The cut / shaped TCP is transferred to and attached to the lead pattern 330 on the PCB 110 installed in the mount unit 40 in step S240.
【0026】このときに、ホールディングブロック15
0が真空ポンプにより吸着されてTCPの上へ移送され
る。図4Aに示すように、ホールディングブロック15
0はTCPの半導体チップ100の形状に対応して四角
形状で所定の厚さを持ち、中央部には実装システム内に
設置された真空ポンプを利用してホールディングブロッ
ク150内部に位置したTCPを吸着できるようにホ−
ル154が開けられる。この時、ホールディングブロッ
ク150の裏面にはTCPの半導体チップ100の位置
決め溝が形成されておりTCPを安定に吸着できる。ま
た、ホールディングブロック150の四隅には支持部1
52が形成され、支持部152の下部には、図5Aに図
示されるように、所定の厚さをもつ磁性体156が付着
する。この磁性体156が、取り付け段階で磁石126
に引っ張られることによりホールディングブロック15
0を固定する。At this time, the holding block 15
0 is adsorbed by the vacuum pump and transferred onto the TCP. As shown in FIG. 4A, the holding block 15
Reference numeral 0 denotes a quadrilateral having a predetermined thickness corresponding to the shape of the TCP semiconductor chip 100, and a TCP located in the inside of the holding block 150 is adsorbed at the center using a vacuum pump installed in the mounting system. Ho so you can
Is opened. At this time, a positioning groove for the TCP semiconductor chip 100 is formed on the back surface of the holding block 150, so that the TCP can be stably adsorbed. In addition, supporting portions 1 are provided at four corners of the holding block 150.
A magnetic body 156 having a predetermined thickness is attached to a lower portion of the support 152 as shown in FIG. 5A. The magnetic material 156 is used for the magnet 126 during the mounting stage.
Holding block 15
0 is fixed.
【0027】取り付けは、TCPとPCBのカメラ映像
により、自動あるいは手動で行うことができる。即ち、
PCB110上の認識マーク115を利用して、磁石固
定治具120に固定されたPCB110の位置を確認し
て、TCPのリード102をPCB110上のリードパ
タン330上に正確に揃える。Attachment can be performed automatically or manually based on TCP and PCB camera images. That is,
Using the recognition mark 115 on the PCB 110, the position of the PCB 110 fixed to the magnet fixing jig 120 is confirmed, and the TCP leads 102 are accurately aligned on the lead pattern 330 on the PCB 110.
【0028】リード102を揃え終わると、図4Bに図
示されるように、真空ポンプを操作してTCPを吸着し
たホールディングブロック150と共にPCB110上
のリードパタン330上に位置させる。すると図5Aに
示されるように、ホールディングブロック150の支持
部152の下部に付着した磁性体156と磁石固定治具
120に埋設された4個の磁石126が引き合うので固
定され、間に位置するPCB110も固定される。これ
によって、TCPをPCB110上に位置させる時発生
するホールディングブロック150のこじれが防止でき
る。TCPのリード102がPCB110上のリードパ
タン330に対応して整列した後、ホールディングブロ
ック150とTCPが位置するPCB110をソルダリ
ング部50に移動して、S250段階に移る。When the leads 102 are aligned, as shown in FIG. 4B, the vacuum pump is operated to be positioned on the lead pattern 330 on the PCB 110 together with the holding block 150 to which TCP has been adsorbed. Then, as shown in FIG. 5A, the magnetic body 156 attached to the lower portion of the support portion 152 of the holding block 150 and the four magnets 126 embedded in the magnet fixing jig 120 attract and are fixed, and the PCB 110 located between them is fixed. Is also fixed. Accordingly, it is possible to prevent the holding block 150 from being twisted when the TCP is positioned on the PCB 110. After the TCP leads 102 are aligned with the lead patterns 330 on the PCB 110, the PCB 110 on which the holding block 150 and the TCP are located is moved to the soldering unit 50, and the process proceeds to step S250.
【0029】S250段階では、ソルダリング部のホー
ルディングブロック150とTCPにキセノン(Xe)
光ビームを照射することにより約300℃でソルダリン
グを実行する。この時、光ビームをPCB110上のリ
ードパタン全体に照射するために均一にソルダリングが
行われる。In step S250, xenon (Xe) is applied to the holding block 150 of the soldering unit and the TCP.
The soldering is performed at about 300 ° C. by irradiating a light beam. At this time, soldering is performed uniformly to irradiate the entire lead pattern on the PCB 110 with the light beam.
【0030】ソルダリングが完了したPCB110は、
S260段階で冷却部60に移送され、ソルダリングに
より高温状態になったPCB110とホールディングブ
ロック150を冷却する。その後、S270段階でホー
ルディングブロック150は、真空ポンプによりPCB
110から取り外され、他の3個のPCBに対して前記
過程が反復実行される。The PCB 110 that has been soldered is
In operation S260, the PCB 110 and the holding block 150, which have been transferred to the cooling unit 60 and have been heated to a high temperature by soldering, are cooled. Then, in step S270, the holding block 150 is moved to the PCB by a vacuum pump.
Removed from 110, the process is repeated for the other three PCBs.
【0031】[0031]
【発明の效果】以上のような本発明の実装方法による
と、直接加圧せずにソルダリングするのでリードの損傷
が無く、作業後に不良が発生しない。また光ビームソル
ダリングを実行することにより、ソルダリング品質が向
上し、ソルダリング時リードを加圧しないので実装後の
TCPの信頼性を向上させる効果がある。また、ソルダ
リングを行う際に全リードに対して一斉にソルダリング
するため作業時間を短縮することができる。また、印刷
回路基板のTCPが実装される位置に伝導性ボンドを既
塗布することにより、TCPをPCB上に装着する時、
整形されたリードによるPCBと半導体チップ間の間隔
を報償してTCPの装着安定性を高めて、ヒートシンク
を付着するための開口部をPCBに形成する必要がな
く、裏面上に塗布された伝導性ボンドを介在してヒート
シンクをPCBに付着することにより作業が容易にな
る。According to the mounting method of the present invention as described above, since soldering is performed without directly applying pressure, there is no damage to the leads and no failure occurs after work. Also, by performing the light beam soldering, the quality of the soldering is improved, and since the leads are not pressed during the soldering, there is an effect that the reliability of the TCP after mounting is improved. Further, when soldering, since all the leads are soldered at the same time, the work time can be reduced. Also, by applying a conductive bond to a position on the printed circuit board where the TCP is to be mounted, when mounting the TCP on the PCB,
The spacing between the PCB and the semiconductor chip due to the shaped leads compensates for the mounting stability of the TCP and eliminates the need for forming an opening in the PCB for attaching a heat sink, and the conductivity applied on the back surface The work is facilitated by attaching the heat sink to the PCB via a bond.
【図1】本発明の実装システムを示すブロック図。FIG. 1 is a block diagram showing a mounting system according to the present invention.
【図2】本発明の工程のフロ−チャートである。FIG. 2 is a flowchart of the process of the present invention.
【図3】分図A、B、Cは本発明のTCPリード切断/
整形工程図。FIGS. 3A, 3B and 3C show TCP lead cutting / cutting according to the present invention.
Shaping process diagram.
【図4】分図Aはホールディングブロックの斜視図、分
図BはホールディングブロックがTCP上に位置した一
部破断した斜視図。FIG. 4 is a perspective view of the holding block, and FIG. 4B is a partially broken perspective view of the holding block located on the TCP.
【図5】分図AはPCBが装着された磁石固定治具の断
面図、分図Bは磁石固定治具の斜視図。FIG. 5 is a sectional view of a magnet fixing jig on which a PCB is mounted, and FIG. 5B is a perspective view of the magnet fixing jig.
【図6】本発明のPCBにヒートシンクを装着した断面
図。FIG. 6 is a cross-sectional view in which a heat sink is mounted on the PCB of the present invention.
【図7】TCPの一部破断の斜視図。FIG. 7 is a perspective view of a partially broken TCP.
【図8】図7のA−A’に沿って切断した、ソルダリン
グしたTCPの断面図。FIG. 8 is a cross-sectional view of the soldered TCP cut along the line AA ′ of FIG. 7;
【図9】従来のPCBにヒートシンクを装着した断面
図。FIG. 9 is a cross-sectional view of a conventional PCB with a heat sink mounted thereon.
10 ロ−ダ部 20 ディスペンサ部 30 切断及び整形部 40 マウント部 50 ソルダリング部 60 冷却部 100 半導体チップ 102 リード 103、103’ ポリイミドフィルム 106 スロット 110 PCB 113、113’ 伝導性接着パッド 114、114’ 伝導性ボンド 116、128 開口部 115 認識マーク 118 ビアホ−ル 120 磁石固定治具 122 平板プレート 124 支持脚 126 磁石 130 ヒートシンク 150 ホールディングブロック 156 磁性体 DESCRIPTION OF SYMBOLS 10 Loader part 20 Dispenser part 30 Cutting and shaping part 40 Mounting part 50 Soldering part 60 Cooling part 100 Semiconductor chip 102 Lead 103, 103 'Polyimide film 106 Slot 110 PCB 113, 113' Conductive adhesive pad 114, 114 ' Conductive bond 116, 128 Opening 115 Recognition mark 118 Via hole 120 Magnet fixing jig 122 Flat plate 124 Support leg 126 Magnet 130 Heat sink 150 Holding block 156 Magnetic body
───────────────────────────────────────────────────── フロントページの続き (72)発明者 禹 炳宇 大韓民国京畿道水原市長安區棗園洞733番 地6号 (72)発明者 机 正春 大韓民国京畿道水原市八達區梅灘洞210番 地1号現代アパート103洞1403号 ──────────────────────────────────────────────────続 き Continuing on the front page (72) Inventor U Pyeong-woo 733 No. zaongwon-dong, Chang'an-Gu, Suwon-si, Gyeonggi-do, Republic of Korea No. 6 (72) Inventor Masaharu 210 Umenada-dong, Paldal-gu, Suwon-shi, Gyeonggi-do, Republic of Korea No.1 Contemporary Apartment 103 Dong 1403
Claims (12)
(PCB)への実装方法において、 PCB上の異物を除去する段階と、PCB上に形成され
たリードパタンにフラックスを塗布する段階と、ICパ
ッケージのリードをフラックスが塗布されたPCB上の
リードパタン上に揃える段階と、揃えたICパッケージ
の半導体チップ部分をホールディングブロックでカバー
して全面に光ビームを照射して前記リードと前記リード
パタンとをソルダリングする段階と、ソルダリングされ
たPCB及びホールディングブロックを冷却する段階と
を含むことを特徴とするICパッケージ実装方法。In a method of mounting a TCP type IC package on a printed circuit board (PCB), a step of removing foreign substances on the PCB, a step of applying a flux to a lead pattern formed on the PCB, and a step of mounting the IC package Aligning the lead on the lead pattern on the flux-coated PCB, and covering the aligned semiconductor chip portion of the IC package with a holding block and irradiating the entire surface with a light beam to separate the lead and the lead pattern. A method of mounting an IC package, comprising: soldering; and cooling a soldered PCB and a holding block.
ジの半導体チップが位置する部分に伝導性ボンドを塗布
する段階を含む請求項1記載のICパッケージ実装方
法。2. The method of claim 1, further comprising applying a conductive bond to a portion of the IC package where the semiconductor chip is located before applying the flux.
60%の面積にわたって塗布される請求項2記載のIC
パッケージ実装方法。3. The IC of claim 2, wherein the conductive bond is applied over an area that is 60% of the size of the semiconductor chip.
Package mounting method.
アホ−ルを通してPCBの裏面にも塗布される請求項2
記載のICパッケージ実装方法。4. The conductive bond is applied to the back surface of the PCB through a via hole formed in the PCB.
The mounting method of the described IC package.
を介在してヒートシンクを付着する請求項4記載のIC
パッケージ実装方法。5. The IC according to claim 4, wherein the heat sink is attached via a conductive bond applied to the back surface of the PCB.
Package mounting method.
求項1記載のICパッケージ実装方法。6. The IC package mounting method according to claim 1, wherein the flux is applied by a nozzle.
たスタンプを利用して塗布する請求項1記載のICパッ
ケージ実装方法。7. The IC package mounting method according to claim 1, wherein the flux is applied by using a stamp engraved with a lead pattern.
る請求項1記載のICパッケージ実装方法。8. The IC package mounting method according to claim 1, wherein the PCB is fixed using a magnet fixing jig.
体と磁石固定治具の磁石によりPCBが固定される請求
項8記載のICパッケージ実装方法。9. The IC package mounting method according to claim 8, wherein the PCB is fixed by a magnetic material attached to the holding block and a magnet of a magnet fixing jig.
CパッケージをPCB上に取り付ける請求項1記載のI
Cパッケージ実装方法。10. The method according to claim 1, further comprising the steps of:
2. The method according to claim 1, wherein the C package is mounted on a PCB.
C package mounting method.
ルダリングを行う請求項1記載のICパッケージ実装方
法。11. The IC package mounting method according to claim 1, wherein the soldering is performed by using a xenon (Xe) light beam.
Cパッケージを吸着した後、ICパッケージのリードを
PCB上のリードパタン上に揃える請求項1記載のIC
パッケージ実装方法。12. I through a holding block.
2. The IC according to claim 1, wherein after adsorbing the C package, the leads of the IC package are aligned on a lead pattern on the PCB.
Package mounting method.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019960057601A KR100231152B1 (en) | 1996-11-26 | 1996-11-26 | Mounting method for mounting ic on pcb |
KR1996P57601 | 1996-11-26 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH10163619A true JPH10163619A (en) | 1998-06-19 |
JP3699575B2 JP3699575B2 (en) | 2005-09-28 |
Family
ID=19483649
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP32303497A Expired - Fee Related JP3699575B2 (en) | 1996-11-26 | 1997-11-25 | IC package mounting method |
Country Status (3)
Country | Link |
---|---|
US (1) | US6049656A (en) |
JP (1) | JP3699575B2 (en) |
KR (1) | KR100231152B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009224683A (en) * | 2008-03-18 | 2009-10-01 | Disco Abrasive Syst Ltd | Method of manufacturing optical device |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR19990012352A (en) * | 1997-07-29 | 1999-02-25 | 윤종용 | Implementation method of abnormal alarm of key phone system |
EP0994641B1 (en) | 1998-10-13 | 2004-10-27 | Matsushita Electric Industrial Co., Ltd. | Apparatus and method for mounting electronic component |
US6312265B1 (en) | 1999-08-27 | 2001-11-06 | Seagate Technology Llc | Double-sided single-print straddle mount assembly |
US6990544B1 (en) * | 1999-12-17 | 2006-01-24 | Hewlett-Packard Development Company, L.P. | Method and apparatus for detecting the presence of a hot-pluggable component in a computer system |
US7294294B1 (en) * | 2000-10-17 | 2007-11-13 | Seagate Technology Llc | Surface modified stamper for imprint lithography |
KR20010008282A (en) * | 2000-11-21 | 2001-02-05 | 오우석 | The parts assembling method for a printed circuit board use the conductible glue |
CN100429964C (en) * | 2004-12-09 | 2008-10-29 | 比亚迪股份有限公司 | Flexible printed circuit board and method for connecting printed circuit board thereof |
JPWO2006100980A1 (en) * | 2005-03-18 | 2008-09-04 | パイオニア株式会社 | Audio signal processing apparatus and computer program therefor |
US8359734B2 (en) * | 2007-09-05 | 2013-01-29 | Cisco Technology, Inc. | Alignment jig for electronic component |
CN101159304B (en) * | 2007-11-20 | 2010-06-16 | 哈尔滨工业大学 | Single beam laser auxiliary LED chip and heat sink directly brazing method |
CN101159303B (en) * | 2007-11-20 | 2010-06-23 | 哈尔滨工业大学 | Double beams laser auxiliary LED chip and heat sink directly linking method |
JP5168067B2 (en) * | 2008-10-02 | 2013-03-21 | 富士通株式会社 | Electronic component mounting method, electronic circuit module manufacturing method, and surface mount component |
US8362609B1 (en) | 2009-10-27 | 2013-01-29 | Xilinx, Inc. | Integrated circuit package and method of forming an integrated circuit package |
US8810028B1 (en) | 2010-06-30 | 2014-08-19 | Xilinx, Inc. | Integrated circuit packaging devices and methods |
JP5889537B2 (en) | 2011-03-23 | 2016-03-22 | ファスフォードテクノロジ株式会社 | Die bonder |
US9427818B2 (en) * | 2014-01-20 | 2016-08-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor processing boat design with pressure sensor |
FR3037190B1 (en) * | 2015-06-02 | 2017-06-16 | Radiall Sa | OPTOELECTRONIC MODULE FOR MECHANICAL CONTACTLESS OPTICAL LINK, MODULE ASSEMBLY, INTERCONNECTION SYSTEM, METHOD FOR MAKING AND CONNECTING TO AN ASSOCIATED CARD |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3657508A (en) * | 1970-11-18 | 1972-04-18 | Western Electric Co | Method of and radiant energy transmissive member for reflow soldering |
US4151945A (en) * | 1977-12-08 | 1979-05-01 | Universal Instruments Corporation | Automated hybrid circuit board assembly apparatus |
US4135630A (en) * | 1977-12-08 | 1979-01-23 | Universal Instruments Corporation | Centering device for automatic placement of chip components in hybrid circuits |
US4283847A (en) * | 1979-05-24 | 1981-08-18 | Lear Siegler, Inc. | Circuit board assembly |
US4600137A (en) * | 1985-02-21 | 1986-07-15 | Hollis Automation, Inc. | Method and apparatus for mass soldering with subsequent reflow soldering |
US4998342A (en) * | 1989-08-31 | 1991-03-12 | International Business Machines Corporation | Method of attaching electronic components |
JP2816244B2 (en) * | 1990-07-11 | 1998-10-27 | 株式会社日立製作所 | Stacked multi-chip semiconductor device and semiconductor device used therefor |
US5153981A (en) * | 1991-06-20 | 1992-10-13 | Hughes Aircraft Company | Universal apparatus for forming lead wires |
US5210941A (en) * | 1991-07-19 | 1993-05-18 | Poly Circuits, Inc. | Method for making circuit board having a metal support |
US5283467A (en) * | 1992-06-05 | 1994-02-01 | Eaton Corporation | Heat sink mounting system for semiconductor devices |
JPH0661273A (en) * | 1992-08-06 | 1994-03-04 | Mitsubishi Electric Corp | Lead frame treatment method and device for it |
US5299279A (en) * | 1992-12-01 | 1994-03-29 | Ilc Technology, Inc. | Short arc lamp soldering device |
US5479694A (en) * | 1993-04-13 | 1996-01-02 | Micron Technology, Inc. | Method for mounting integrated circuits onto printed circuit boards and testing |
US5673479A (en) * | 1993-12-20 | 1997-10-07 | Lsi Logic Corporation | Method for mounting a microelectronic circuit peripherally-leaded package including integral support member with spacer |
US5504988A (en) * | 1994-05-17 | 1996-04-09 | Tandem Computers Incorporated | Apparatus for mounting surface mount devices to a circuit board |
US5646444A (en) * | 1995-10-05 | 1997-07-08 | Motorola, Inc. | Apparatus and method for mounting a component to an electrical circuit |
-
1996
- 1996-11-26 KR KR1019960057601A patent/KR100231152B1/en not_active IP Right Cessation
-
1997
- 1997-11-25 JP JP32303497A patent/JP3699575B2/en not_active Expired - Fee Related
- 1997-11-26 US US08/979,311 patent/US6049656A/en not_active Expired - Lifetime
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009224683A (en) * | 2008-03-18 | 2009-10-01 | Disco Abrasive Syst Ltd | Method of manufacturing optical device |
Also Published As
Publication number | Publication date |
---|---|
JP3699575B2 (en) | 2005-09-28 |
KR19980038686A (en) | 1998-08-05 |
US6049656A (en) | 2000-04-11 |
KR100231152B1 (en) | 1999-11-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3699575B2 (en) | IC package mounting method | |
US5072874A (en) | Method and apparatus for using desoldering material | |
US6095405A (en) | Method for soldering integrated circuits | |
US6138892A (en) | Method for mounting an integrated circuit from a tape carrier package on a printed circuit board | |
US7517419B2 (en) | Substrate support jig, circuit board production apparatus, and method of producing circuit board | |
US8286340B2 (en) | Method of manufacturing and warpage correcting of printed circuit board assembly | |
JPH1167795A (en) | Semiconductor chip mounting device, method for mounting semiconductor chip and semiconductor device | |
JP2004327944A (en) | Mounting method of wiring board | |
JP3013575B2 (en) | How to mount vertical electronic components | |
KR100283744B1 (en) | Method for Integrated Circuit Layout | |
JP3348485B2 (en) | Semiconductor devices and mounting boards | |
JP3000770B2 (en) | Electronic components | |
JPH10341068A (en) | Printed wiring board and method for mounting electronic parts | |
JP2001119136A (en) | Method and device for smt repairing | |
JP2004296565A (en) | Method for manufacturing package for housing semiconductor element | |
JPH09162239A (en) | Method for mounting semiconductor package and jig for mounting semiconductor package | |
JP2003086636A (en) | Method for preventing warpage of tab tape carrier and tab tape carrier | |
JPH1154554A (en) | Processing method for mounting electronic part on substrate | |
JP3161648B2 (en) | Electronic component soldering method | |
JP2003043101A (en) | Manufacturing method for semiconductor device | |
JPH1140938A (en) | Method and apparatus for supplying bonding material | |
JP2006066524A (en) | Substrate carrying jig | |
JP2000200330A (en) | Card-shaped electronic device and method for packaging components to packaging substrate | |
JP2004288977A (en) | Method of packaging electronic component, method of manufacturing electronic circuit board and packaging device for electronic component | |
JP2001332591A (en) | Method for manufacturing semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20040630 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20040706 |
|
RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20040707 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20050104 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20050404 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20050614 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20050708 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
LAPS | Cancellation because of no payment of annual fees |