JPH10254652A5 - - Google Patents
Info
- Publication number
- JPH10254652A5 JPH10254652A5 JP1997051727A JP5172797A JPH10254652A5 JP H10254652 A5 JPH10254652 A5 JP H10254652A5 JP 1997051727 A JP1997051727 A JP 1997051727A JP 5172797 A JP5172797 A JP 5172797A JP H10254652 A5 JPH10254652 A5 JP H10254652A5
- Authority
- JP
- Japan
- Prior art keywords
- processing
- information
- state
- management
- processed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP05172797A JP4006049B2 (ja) | 1997-03-06 | 1997-03-06 | 情報処理装置及びその方法 |
| US08/998,032 US6567176B1 (en) | 1996-12-26 | 1997-12-24 | Information processing apparatus and control method therefor |
| EP97310591A EP0851384B1 (en) | 1996-12-26 | 1997-12-24 | Information processing apparatus and control method therefor |
| DE69734562T DE69734562T2 (de) | 1996-12-26 | 1997-12-24 | Informationsverarbeitungvorrichtung und Steuerungsverfahren dafür |
| US10/223,400 US6999070B2 (en) | 1996-12-26 | 2002-08-20 | Information processing apparatus and control method therefor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP05172797A JP4006049B2 (ja) | 1997-03-06 | 1997-03-06 | 情報処理装置及びその方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPH10254652A JPH10254652A (ja) | 1998-09-25 |
| JPH10254652A5 true JPH10254652A5 (https=) | 2005-02-10 |
| JP4006049B2 JP4006049B2 (ja) | 2007-11-14 |
Family
ID=12894929
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP05172797A Expired - Fee Related JP4006049B2 (ja) | 1996-12-26 | 1997-03-06 | 情報処理装置及びその方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP4006049B2 (https=) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7408657B2 (en) | 2000-09-19 | 2008-08-05 | Fuji Xerox Co., Ltd. | Image input and output system, method and recording medium having a common initiation portion |
| JP4601030B2 (ja) * | 2001-03-15 | 2010-12-22 | 株式会社リコー | ネットワークプリンタ |
| JP2006068938A (ja) * | 2004-08-31 | 2006-03-16 | Fuji Xerox Co Ltd | 画像形成装置の制御方法および画像形成制御装置 |
-
1997
- 1997-03-06 JP JP05172797A patent/JP4006049B2/ja not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2692609B2 (ja) | マルチタスクのプログラムデバッグ方法とその装置 | |
| CN100424647C (zh) | 使用进程调度来提高数据吞吐量的系统和方法 | |
| JP2003345612A5 (https=) | ||
| US7917905B2 (en) | Process control system and control method therefor | |
| CN101097514A (zh) | 启用同时多线程(smt)的系统及其管理方法 | |
| JP2010272076A (ja) | マルチプロセッサシステム | |
| EP1267257A3 (en) | Conditional execution per data path slice | |
| JP2006025212A5 (https=) | ||
| WO2006006084A8 (en) | Establishing command order in an out of order dma command queue | |
| EP3056991A1 (en) | Apparatus and method for managing a plurality of threads in an operating system | |
| US10788886B2 (en) | Controlling transitions of devices between normal state and quiescent state | |
| US10621128B2 (en) | Controlling transitions of devices between normal state and quiescent state | |
| JP2006508414A5 (https=) | ||
| JP2008507015A5 (https=) | ||
| US7237005B2 (en) | Job network setup method, job network execution method, job management system, management terminal and program | |
| CN106095115A (zh) | 一种应用程序调度处理方法及装置 | |
| JPH10254652A5 (https=) | ||
| WO2025190028A1 (zh) | 快捷指令的生成方法、装置、车辆及计算机可读存储介质 | |
| JP2006178818A (ja) | モーションコントローラとエンジニアリングツール並びにc言語実行システム | |
| CN111290855A (zh) | 分布式环境中多gpu服务器的gpu卡管理方法、系统及存储介质 | |
| US6049840A (en) | System for providing an interrogating host with information including start-up processing status of a peripheral device stored in storing means | |
| CN114995970A (zh) | 任务处理方法、装置、存储介质及电子设备 | |
| US20020010823A1 (en) | Multimaster bus system and method for operating the multimaster bus system | |
| KR100968915B1 (ko) | 외부 프로그램의 동작에 따라 적어도 하나 이상의 기능을구비하는 프로그램에서 그 기능을 제어하는 방법 및 시스템 | |
| JP2006195590A (ja) | プログラマブル・コントローラ・システム、そのコントローラ、プログラム |