JPH10228391A5 - - Google Patents
Info
- Publication number
- JPH10228391A5 JPH10228391A5 JP1997031916A JP3191697A JPH10228391A5 JP H10228391 A5 JPH10228391 A5 JP H10228391A5 JP 1997031916 A JP1997031916 A JP 1997031916A JP 3191697 A JP3191697 A JP 3191697A JP H10228391 A5 JPH10228391 A5 JP H10228391A5
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor device
- writing
- memory element
- data
- external
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3191697A JPH10228391A (ja) | 1997-02-17 | 1997-02-17 | 半導体装置及び変換治具 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3191697A JPH10228391A (ja) | 1997-02-17 | 1997-02-17 | 半導体装置及び変換治具 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH10228391A JPH10228391A (ja) | 1998-08-25 |
| JPH10228391A5 true JPH10228391A5 (enExample) | 2004-12-24 |
Family
ID=12344309
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP3191697A Pending JPH10228391A (ja) | 1997-02-17 | 1997-02-17 | 半導体装置及び変換治具 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH10228391A (enExample) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3925839B2 (ja) * | 2001-09-10 | 2007-06-06 | シャープ株式会社 | 半導体記憶装置およびその試験方法 |
| JP5426856B2 (ja) * | 2008-09-22 | 2014-02-26 | ピーエスフォー ルクスコ エスエイアールエル | 半導体記憶装置及びそのテスト方法 |
-
1997
- 1997-02-17 JP JP3191697A patent/JPH10228391A/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7286422B2 (en) | Memory device with built-in test function and method for controlling the same | |
| JPH10228391A5 (enExample) | ||
| US7830741B2 (en) | Semiconductor memory device for controlling banks | |
| JPH0863374A (ja) | トレース機能内蔵型lsi | |
| TWI425517B (zh) | 一種測試系統及方法 | |
| KR100311955B1 (ko) | 전자회로의기능테스트장치및방법 | |
| JP3446755B2 (ja) | A−d入力回路の故障検出方法 | |
| JP3745209B2 (ja) | メモリロジック複合半導体装置 | |
| US7839717B2 (en) | Semiconductor device with reduced standby failures | |
| US9633718B1 (en) | Nonvolatile memory device | |
| US7340313B2 (en) | Monitoring device for monitoring internal signals during initialization of an electronic circuit | |
| KR19990053726A (ko) | 불량셀 리페어 기능을 갖는 강유전체 메모리 장치 | |
| CN112255534B (zh) | 一种基于fpga的ip核模块调试系统 | |
| JPH02157952A (ja) | 記憶装置 | |
| JPH0264726A (ja) | 外部メモリ装置を接続する情報処理装置 | |
| JP4518790B2 (ja) | 半導体装置及びその制御方法 | |
| SU1456996A1 (ru) | Устройство дл контрол блоков пам ти | |
| JPH02276099A (ja) | マイクロプロセッサ | |
| JPH02191043A (ja) | ディジタル入力回路のチェック方法 | |
| JPH03216891A (ja) | 半導体記憶装置 | |
| EP0516437A2 (en) | Write error detecting hardware arrangement | |
| JP2003280909A (ja) | データ書き込み機能を備えた制御装置 | |
| JPS63292342A (ja) | エラ−検出回路 | |
| JPH04219845A (ja) | 情報処理装置 | |
| JP2006227674A (ja) | 信号検出装置 |