JPH0845978A - ワイヤの不良のないパッケージの製造方法 - Google Patents

ワイヤの不良のないパッケージの製造方法

Info

Publication number
JPH0845978A
JPH0845978A JP7143328A JP14332895A JPH0845978A JP H0845978 A JPH0845978 A JP H0845978A JP 7143328 A JP7143328 A JP 7143328A JP 14332895 A JP14332895 A JP 14332895A JP H0845978 A JPH0845978 A JP H0845978A
Authority
JP
Japan
Prior art keywords
package
wire
coating
lead
perylene
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP7143328A
Other languages
English (en)
Japanese (ja)
Inventor
Ill-Woong Kim
一 雄 金
Joung Rhang Lee
廷 亮 李
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of JPH0845978A publication Critical patent/JPH0845978A/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85909Post-treatment of the connector or wire bonding area
    • H01L2224/8592Applying permanent coating, e.g. protective coating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Wire Bonding (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
JP7143328A 1994-06-09 1995-06-09 ワイヤの不良のないパッケージの製造方法 Pending JPH0845978A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1019940012954A KR0136615B1 (ko) 1994-06-09 1994-06-09 반도체 패키지 코팅방법
KR1994-12954 1994-06-09

Publications (1)

Publication Number Publication Date
JPH0845978A true JPH0845978A (ja) 1996-02-16

Family

ID=19384970

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7143328A Pending JPH0845978A (ja) 1994-06-09 1995-06-09 ワイヤの不良のないパッケージの製造方法

Country Status (3)

Country Link
JP (1) JPH0845978A (enrdf_load_stackoverflow)
KR (1) KR0136615B1 (enrdf_load_stackoverflow)
TW (1) TW282570B (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000286285A (ja) * 1999-03-30 2000-10-13 Denso Corp 半導体装置の製造方法

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100685406B1 (ko) * 2004-10-18 2007-02-22 삼성에스디아이 주식회사 보호부재를 가진 반도체 장치
KR101501735B1 (ko) * 2014-09-23 2015-03-12 제너셈(주) 반도체패키지의 emi 쉴드 처리공법

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000286285A (ja) * 1999-03-30 2000-10-13 Denso Corp 半導体装置の製造方法

Also Published As

Publication number Publication date
KR960002712A (ko) 1996-01-26
KR0136615B1 (ko) 1998-09-15
TW282570B (enrdf_load_stackoverflow) 1996-08-01

Similar Documents

Publication Publication Date Title
US7863757B2 (en) Methods and systems for packaging integrated circuits
US6596561B2 (en) Method of manufacturing a semiconductor device using reinforcing patterns for ensuring mechanical strength during manufacture
US6417028B2 (en) Method and apparatus for removing contaminants on electronic devices
US20020041019A1 (en) Semiconductor package having implantable conductive lands and method for manufacturing the same
JP3686287B2 (ja) 半導体装置の製造方法
US5882955A (en) Leadframe for integrated circuit package and method of manufacturing the same
US5527742A (en) Process for coated bonding wires in high lead count packages
US5310702A (en) Method of preventing short-circuiting of bonding wires
JPH0244738A (ja) 電子装置作製方法
JPH10284525A (ja) 半導体装置の製造方法
JPH05267555A (ja) 半導体装置およびその製造方法並びにそれに使用されるリードフレームおよびその製造方法
JPH0845978A (ja) ワイヤの不良のないパッケージの製造方法
US6673656B2 (en) Semiconductor chip package and manufacturing method thereof
US11437309B2 (en) Method of manufacturing semiconductor devices and corresponding semiconductor device
US20050023682A1 (en) High reliability chip scale package
US7271469B2 (en) Methods of making integrated circuits
JP2892055B2 (ja) 樹脂封止型半導体素子
US6291882B1 (en) Packaging process and structure of electronic device
JPH02178953A (ja) 樹脂封止型半導体装置
JPH0521693A (ja) 電子装置用部材およびその作製方法
JP2004172647A (ja) 半導体装置
JPH0260154A (ja) リードフレームおよびそれを用いた電子装置の作製方法
JPH09270435A (ja) 半導体装置の製造方法
JP2005277434A (ja) 半導体装置
JPH0383353A (ja) 電子装置の作製方法