JPH08315587A - センス増幅器 - Google Patents

センス増幅器

Info

Publication number
JPH08315587A
JPH08315587A JP33291295A JP33291295A JPH08315587A JP H08315587 A JPH08315587 A JP H08315587A JP 33291295 A JP33291295 A JP 33291295A JP 33291295 A JP33291295 A JP 33291295A JP H08315587 A JPH08315587 A JP H08315587A
Authority
JP
Japan
Prior art keywords
output
sense amplifier
integrated circuit
zero
cell
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP33291295A
Other languages
English (en)
Japanese (ja)
Inventor
Aaron L Fisher
ルイス フィッシャー アーロン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AT&T Corp
Original Assignee
AT&T Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by AT&T Corp filed Critical AT&T Corp
Publication of JPH08315587A publication Critical patent/JPH08315587A/ja
Withdrawn legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5692Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency read-only digital stores using storage elements with more than two stable states
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2211/00Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C2211/56Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
    • G11C2211/563Multilevel memory reading aspects
    • G11C2211/5631Concurrent multilevel reading of more than one cell
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1006Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Read Only Memory (AREA)
  • Semiconductor Memories (AREA)
JP33291295A 1994-12-22 1995-12-21 センス増幅器 Withdrawn JPH08315587A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/362688 1994-12-22
US08/362,688 US5546068A (en) 1994-12-22 1994-12-22 Sense amplifier

Publications (1)

Publication Number Publication Date
JPH08315587A true JPH08315587A (ja) 1996-11-29

Family

ID=23427117

Family Applications (1)

Application Number Title Priority Date Filing Date
JP33291295A Withdrawn JPH08315587A (ja) 1994-12-22 1995-12-21 センス増幅器

Country Status (6)

Country Link
US (1) US5546068A (en, 2012)
EP (1) EP0720175A1 (en, 2012)
JP (1) JPH08315587A (en, 2012)
KR (1) KR960025792A (en, 2012)
CN (1) CN1131800A (en, 2012)
TW (1) TW286449B (en, 2012)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2023095514A (ja) * 2021-12-24 2023-07-06 ラピスセミコンダクタ株式会社 半導体記憶装置、半導体記憶装置を作製する方法、半導体集積回路、半導体記憶集積回路

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6169689B1 (en) * 1999-12-08 2001-01-02 Motorola, Inc. MTJ stacked cell memory sensing method and apparatus
CN104598919B (zh) * 2014-12-22 2017-09-19 宁波力芯科信息科技有限公司 用于相似度智能匹配的模糊识别器及方法

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3963908A (en) * 1975-02-24 1976-06-15 North Electric Company Encoding scheme for failure detection in random access memories
US4287568A (en) * 1977-05-31 1981-09-01 Lester Robert W Solid state music player using signals from a bubble-memory storage device
USRE32401E (en) * 1978-06-13 1987-04-14 International Business Machines Corporation Quaternary FET read only memory
CA1167963A (en) * 1980-12-24 1984-05-22 Mostek Corporation Multi-bit read only memory cell sensing circuit
US4449203A (en) * 1981-02-25 1984-05-15 Motorola, Inc. Memory with reference voltage generator
US5293560A (en) * 1988-06-08 1994-03-08 Eliyahou Harari Multi-state flash EEPROM system using incremental programing and erasing methods
US5467300A (en) * 1990-06-14 1995-11-14 Creative Integrated Systems, Inc. Grounded memory core for Roms, Eproms, and EEpproms having an address decoder, and sense amplifier
JP2913926B2 (ja) * 1991-08-29 1999-06-28 日本電気株式会社 半導体記憶装置
US5272674A (en) * 1992-09-21 1993-12-21 Atmel Corporation High speed memory sense amplifier with noise reduction

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2023095514A (ja) * 2021-12-24 2023-07-06 ラピスセミコンダクタ株式会社 半導体記憶装置、半導体記憶装置を作製する方法、半導体集積回路、半導体記憶集積回路

Also Published As

Publication number Publication date
TW286449B (en, 2012) 1996-09-21
CN1131800A (zh) 1996-09-25
KR960025792A (ko) 1996-07-20
US5546068A (en) 1996-08-13
EP0720175A1 (en) 1996-07-03

Similar Documents

Publication Publication Date Title
KR100357444B1 (ko) 프로그램된기준
US10574469B1 (en) Physically unclonable function and method for generating a digital code
US11056161B2 (en) Data processing system and method for generating a digital code with a physically unclonable function
JPS586239B2 (ja) 読取り専用メモリ
US5796273A (en) Sense amplifier for semiconductor memory device
US5436865A (en) Output circuit for semiconductor memory device realizing extended data output upon inactivation of CAS signal
US5680343A (en) Semiconductor memory having mask ROM that can be set to plurality of threshold levels
KR20210134500A (ko) 메모리 내 데이터 판독을 위한 디바이스 및 방법
KR900008636B1 (ko) 각각이 3상태중 하나를 기억하는 메모리셀을 갖춘 판독전용기억(rom)장치
KR20220106641A (ko) 인메모리 컴퓨팅 및 하이브리드 계산/저장 메모리 아키텍처를 위한 sram 기반 셀
KR100309299B1 (ko) 다중 임계값으로부터 하나의 임계값이 설정될 수 있는 반도체 메모리 장치
JPH0310195B2 (en, 2012)
JPH06119796A (ja) 欠陥メモリセル救済用デコーダ
KR100691818B1 (ko) 개선된 멀티레벨 dram
US5745401A (en) High-speed programmable read only memory
JPH08315587A (ja) センス増幅器
JPH11232869A (ja) 半導体回路装置
CN113535123A (zh) 具有通过位线预充电的物理不可克隆函数
EP4300496A1 (en) In-memory computation circuit using static random access memory (sram) array segmentation and local compute tile read based on weighted current
US12009029B2 (en) System and method applied with computing-in-memory
JPH11297087A (ja) 半導体記憶装置
JPH0652340A (ja) プログラムの可能な多層神経回路網
CN114978478B (zh) 物理不可复制函数电路及其操作方法以及半导体芯片
JPH07153277A (ja) スタティックランダムアクセスメモリ
US6392940B2 (en) Semiconductor memory circuit

Legal Events

Date Code Title Description
A300 Application deemed to be withdrawn because no request for examination was validly filed

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 20030304