JPH0785675A - 半導体記憶装置 - Google Patents
半導体記憶装置Info
- Publication number
- JPH0785675A JPH0785675A JP5231701A JP23170193A JPH0785675A JP H0785675 A JPH0785675 A JP H0785675A JP 5231701 A JP5231701 A JP 5231701A JP 23170193 A JP23170193 A JP 23170193A JP H0785675 A JPH0785675 A JP H0785675A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- level
- signal line
- line
- equalizing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
Landscapes
- Dram (AREA)
- Static Random-Access Memory (AREA)
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5231701A JPH0785675A (ja) | 1993-09-17 | 1993-09-17 | 半導体記憶装置 |
| TW083103114A TW257868B (Sortimente) | 1993-09-17 | 1994-04-09 | |
| US08/306,098 US5487043A (en) | 1993-09-17 | 1994-09-14 | Semiconductor memory device having equalization signal generating circuit |
| DE4432925A DE4432925C2 (de) | 1993-09-17 | 1994-09-15 | Halbleiterspeichervorrichtung |
| US08/542,958 US5640363A (en) | 1993-09-17 | 1995-10-13 | Semiconductor memory device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5231701A JPH0785675A (ja) | 1993-09-17 | 1993-09-17 | 半導体記憶装置 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0785675A true JPH0785675A (ja) | 1995-03-31 |
Family
ID=16927652
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP5231701A Pending JPH0785675A (ja) | 1993-09-17 | 1993-09-17 | 半導体記憶装置 |
Country Status (4)
| Country | Link |
|---|---|
| US (2) | US5487043A (Sortimente) |
| JP (1) | JPH0785675A (Sortimente) |
| DE (1) | DE4432925C2 (Sortimente) |
| TW (1) | TW257868B (Sortimente) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5901109A (en) * | 1997-04-25 | 1999-05-04 | Oki Electric Industry Co., Ltd. | Semiconductor memory device capable of higher-speed operation and activated in synchronism with clock |
Families Citing this family (27)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6525971B2 (en) * | 1995-06-30 | 2003-02-25 | Micron Technology, Inc. | Distributed write data drivers for burst access memories |
| US5729503A (en) * | 1994-12-23 | 1998-03-17 | Micron Technology, Inc. | Address transition detection on a synchronous design |
| US5610864A (en) | 1994-12-23 | 1997-03-11 | Micron Technology, Inc. | Burst EDO memory device with maximized write cycle timing |
| US5526320A (en) | 1994-12-23 | 1996-06-11 | Micron Technology Inc. | Burst EDO memory device |
| US5719813A (en) * | 1995-06-06 | 1998-02-17 | Micron Technology, Inc. | Cell plate referencing for DRAM sensing |
| US5654933A (en) * | 1995-06-30 | 1997-08-05 | Micron Technology, Inc. | Equilibrated sam read transfer circuit |
| JP3225813B2 (ja) * | 1995-11-20 | 2001-11-05 | 富士通株式会社 | 半導体記憶装置 |
| KR0166843B1 (ko) * | 1995-12-27 | 1999-02-01 | 문정환 | 저소비 전력의 디램 비트라인 선택회로 |
| US7681005B1 (en) | 1996-01-11 | 2010-03-16 | Micron Technology, Inc. | Asynchronously-accessible memory device with mode selection circuitry for burst or pipelined operation |
| JPH09231783A (ja) * | 1996-02-26 | 1997-09-05 | Sharp Corp | 半導体記憶装置 |
| JP3497650B2 (ja) * | 1996-02-27 | 2004-02-16 | 株式会社東芝 | 半導体メモリ装置 |
| JPH09265778A (ja) * | 1996-03-29 | 1997-10-07 | Oki Micro Design Miyazaki:Kk | シンクロナスdram |
| KR100218307B1 (ko) * | 1996-07-01 | 1999-09-01 | 구본준 | 반도체 메모리소자의 칼럼디코딩회로 |
| US6981126B1 (en) | 1996-07-03 | 2005-12-27 | Micron Technology, Inc. | Continuous interleave burst access |
| US6401186B1 (en) | 1996-07-03 | 2002-06-04 | Micron Technology, Inc. | Continuous burst memory which anticipates a next requested start address |
| DE69627350D1 (de) * | 1996-11-27 | 2003-05-15 | St Microelectronics Srl | Verfahren und Vorrichtung zur Erzeugung eines Addressenübergangssynchronisationsignals (ATD) |
| US5970022A (en) * | 1997-03-21 | 1999-10-19 | Winbond Electronics Corporation | Semiconductor memory device with reduced read disturbance |
| US5943288A (en) * | 1997-10-31 | 1999-08-24 | Integrated Silicon Solution, Inc. | Apparatus and method for minimizing address hold time in asynchronous SRAM |
| US6072738A (en) * | 1998-03-09 | 2000-06-06 | Lsi Logic Corporation | Cycle time reduction using an early precharge |
| DE19844479C1 (de) | 1998-09-28 | 2000-04-13 | Siemens Ag | Integrierter Speicher mit einem differentiellen Leseverstärker |
| US6301175B1 (en) | 2000-07-26 | 2001-10-09 | Micron Technology, Inc. | Memory device with single-ended sensing and low voltage pre-charge |
| US6292417B1 (en) | 2000-07-26 | 2001-09-18 | Micron Technology, Inc. | Memory device with reduced bit line pre-charge voltage |
| US6396308B1 (en) * | 2001-02-27 | 2002-05-28 | Sun Microsystems, Inc. | Sense amplifier with dual linearly weighted inputs and offset voltage correction |
| US6738301B2 (en) | 2002-08-29 | 2004-05-18 | Micron Technology, Inc. | Method and system for accelerating coupling of digital signals |
| KR100535131B1 (ko) * | 2003-05-30 | 2005-12-07 | 주식회사 하이닉스반도체 | 페이지 모드에서의 메모리 소자 리드 방법 및 이를 이용한로우 디코더 제어회로 |
| US8107308B2 (en) * | 2009-01-13 | 2012-01-31 | Samsung Electronics Co., Ltd. | Semiconductor memory device |
| JP2013239222A (ja) * | 2012-05-15 | 2013-11-28 | Ps4 Luxco S A R L | 半導体装置 |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2892757B2 (ja) * | 1990-03-23 | 1999-05-17 | 三菱電機株式会社 | 半導体集積回路装置 |
| JP2748053B2 (ja) * | 1991-07-23 | 1998-05-06 | 三菱電機株式会社 | 半導体記憶装置 |
| JP2667946B2 (ja) * | 1992-09-21 | 1997-10-27 | 三菱電機株式会社 | 半導体記憶装置 |
| JP3476231B2 (ja) * | 1993-01-29 | 2003-12-10 | 三菱電機エンジニアリング株式会社 | 同期型半導体記憶装置および半導体記憶装置 |
-
1993
- 1993-09-17 JP JP5231701A patent/JPH0785675A/ja active Pending
-
1994
- 1994-04-09 TW TW083103114A patent/TW257868B/zh active
- 1994-09-14 US US08/306,098 patent/US5487043A/en not_active Expired - Fee Related
- 1994-09-15 DE DE4432925A patent/DE4432925C2/de not_active Expired - Fee Related
-
1995
- 1995-10-13 US US08/542,958 patent/US5640363A/en not_active Expired - Fee Related
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5901109A (en) * | 1997-04-25 | 1999-05-04 | Oki Electric Industry Co., Ltd. | Semiconductor memory device capable of higher-speed operation and activated in synchronism with clock |
Also Published As
| Publication number | Publication date |
|---|---|
| US5640363A (en) | 1997-06-17 |
| TW257868B (Sortimente) | 1995-09-21 |
| DE4432925C2 (de) | 1999-06-24 |
| US5487043A (en) | 1996-01-23 |
| DE4432925A1 (de) | 1995-03-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0785675A (ja) | 半導体記憶装置 | |
| US6754121B2 (en) | Sense amplifying circuit and method | |
| US6930941B2 (en) | Semiconductor memory device having potential amplitude of global bit line pair restricted to partial swing | |
| JP6374136B1 (ja) | トリプルレベルセル・ダイナミック・ランダム・アクセス・メモリおよびその読み取り方法 | |
| US6853593B1 (en) | Semiconductor memory device having over-driving scheme | |
| US6359473B1 (en) | Amplifier for use in semiconductor integrated circuits | |
| US5053997A (en) | Dynamic random access memory with fet equalization of bit lines | |
| KR20110035745A (ko) | 반도체 메모리 장치 및 비트라인 감지증폭회로 구동방법 | |
| JPH04370596A (ja) | 高速センシング動作を実行するセンスアンプ | |
| JPH05166365A (ja) | ダイナミック型半導体記憶装置 | |
| KR940006994B1 (ko) | 다이나믹 랜덤액세스메모리와 그 데이터 기록방법 | |
| JPH0713857B2 (ja) | 半導体記憶装置 | |
| JP2008257833A (ja) | センス増幅回路およびセンス増幅方法 | |
| US5737276A (en) | Memory device with fast extended data out (EDO) mode and methods of operation therefor | |
| US4722074A (en) | Semiconductor storage unit with I/O bus precharging and equalization | |
| US5708607A (en) | Data read circuit of a memory | |
| US20080285361A1 (en) | Input/output line sense amplifier and semiconductor device having the same | |
| US8279692B2 (en) | Semiconductor device having hierarchical data line structure and control method thereof | |
| US6201758B1 (en) | Semiconductor memory device permitting time required for writing data to be reduced | |
| US5646892A (en) | Data reading circuit | |
| US6735136B2 (en) | Semiconductor memory device capable of preventing coupling noise between adjacent bit lines in different columns | |
| US6222787B1 (en) | Integrated circuit memory devices having improved sense and restore operation reliability | |
| CN110998732B (zh) | 输入缓冲器电路 | |
| KR100326236B1 (ko) | 모스/바이폴라복합트랜지스터를이용한반도체메모리장치의감지증폭기 | |
| US6130847A (en) | Semiconductor device with fast write recovery circuit |