JPH0710517Y2 - 混成集積回路 - Google Patents
混成集積回路Info
- Publication number
- JPH0710517Y2 JPH0710517Y2 JP1989090551U JP9055189U JPH0710517Y2 JP H0710517 Y2 JPH0710517 Y2 JP H0710517Y2 JP 1989090551 U JP1989090551 U JP 1989090551U JP 9055189 U JP9055189 U JP 9055189U JP H0710517 Y2 JPH0710517 Y2 JP H0710517Y2
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- terminals
- terminal
- dil
- type
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Multi-Conductor Connections (AREA)
- Combinations Of Printed Boards (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1989090551U JPH0710517Y2 (ja) | 1989-08-01 | 1989-08-01 | 混成集積回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1989090551U JPH0710517Y2 (ja) | 1989-08-01 | 1989-08-01 | 混成集積回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH0330457U JPH0330457U (zh) | 1991-03-26 |
JPH0710517Y2 true JPH0710517Y2 (ja) | 1995-03-08 |
Family
ID=31640068
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1989090551U Expired - Lifetime JPH0710517Y2 (ja) | 1989-08-01 | 1989-08-01 | 混成集積回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0710517Y2 (zh) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009233297A (ja) * | 2008-03-25 | 2009-10-15 | Akira Okada | 干し回る君 |
-
1989
- 1989-08-01 JP JP1989090551U patent/JPH0710517Y2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH0330457U (zh) | 1991-03-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5592364A (en) | High density integrated circuit module with complex electrical interconnect rails | |
EP0346035B1 (en) | Terminal structure and process of fabricating the same | |
US5610436A (en) | Surface mount device with compensation for thermal expansion effects | |
JPH05206688A (ja) | 半導体装置とその面実装方法 | |
EP0217678A2 (en) | Chip carrier alignment device and alignment method | |
US5588205A (en) | Method of manufacturing a high density integrated circuit module having complex electrical interconnect rails | |
KR100895964B1 (ko) | 저 프로파일 집적 모듈 상호접속들 | |
JPH09289052A (ja) | モジュールの実装構造 | |
JPH03145186A (ja) | 半導体モジュール | |
JPH0710517Y2 (ja) | 混成集積回路 | |
JPS60260192A (ja) | 混成集積回路の製造方法 | |
JPS617692A (ja) | 導体ピンの固着方法および導体ピン固着のプリント配線板 | |
JPH04276649A (ja) | 複合形半導体装置およびその実装構造体並びにその実装方法 | |
JP2655118B2 (ja) | 半導体装置 | |
JP2503873B2 (ja) | 集積回路パッケ―ジの構造 | |
JPH05327161A (ja) | 電子回路モジュール | |
JPH0823163A (ja) | 基板の実装方法 | |
JPH02151095A (ja) | 基板に対するicの実装方法およびic実装基板 | |
JPH04134874U (ja) | 面実装型混成集積回路モジユール | |
JPH0810192Y2 (ja) | 半導体の実装構造 | |
JPS635248Y2 (zh) | ||
JPH0593073U (ja) | プリント基板実装構造 | |
JP2550879B2 (ja) | 半導体装置の実装構造 | |
JPH03123096A (ja) | ハイブリッドicの製造方法およびその構造 | |
JP3671856B2 (ja) | Lsiパッケージ構造 |