JPH0648431Y2 - トリガ回路 - Google Patents

トリガ回路

Info

Publication number
JPH0648431Y2
JPH0648431Y2 JP1989057448U JP5744889U JPH0648431Y2 JP H0648431 Y2 JPH0648431 Y2 JP H0648431Y2 JP 1989057448 U JP1989057448 U JP 1989057448U JP 5744889 U JP5744889 U JP 5744889U JP H0648431 Y2 JPH0648431 Y2 JP H0648431Y2
Authority
JP
Japan
Prior art keywords
signal
flip
output
flop
trigger
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP1989057448U
Other languages
English (en)
Japanese (ja)
Other versions
JPH02148474U (US07709020-20100504-C00041.png
Inventor
均 福澤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Yokogawa Electric Corp
Original Assignee
Yokogawa Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Yokogawa Electric Corp filed Critical Yokogawa Electric Corp
Priority to JP1989057448U priority Critical patent/JPH0648431Y2/ja
Publication of JPH02148474U publication Critical patent/JPH02148474U/ja
Application granted granted Critical
Publication of JPH0648431Y2 publication Critical patent/JPH0648431Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Manipulation Of Pulses (AREA)
JP1989057448U 1989-05-18 1989-05-18 トリガ回路 Expired - Lifetime JPH0648431Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1989057448U JPH0648431Y2 (ja) 1989-05-18 1989-05-18 トリガ回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1989057448U JPH0648431Y2 (ja) 1989-05-18 1989-05-18 トリガ回路

Publications (2)

Publication Number Publication Date
JPH02148474U JPH02148474U (US07709020-20100504-C00041.png) 1990-12-17
JPH0648431Y2 true JPH0648431Y2 (ja) 1994-12-12

Family

ID=31582161

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1989057448U Expired - Lifetime JPH0648431Y2 (ja) 1989-05-18 1989-05-18 トリガ回路

Country Status (1)

Country Link
JP (1) JPH0648431Y2 (US07709020-20100504-C00041.png)

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6145974A (ja) * 1984-08-10 1986-03-06 Iwatsu Electric Co Ltd 掃引信号発生回路
JPS6358170A (ja) * 1986-08-28 1988-03-12 Iwatsu Electric Co Ltd 同期方法と回路
JPH0675079B2 (ja) * 1987-10-08 1994-09-21 岩崎通信機株式会社 同期方法と回路

Also Published As

Publication number Publication date
JPH02148474U (US07709020-20100504-C00041.png) 1990-12-17

Similar Documents

Publication Publication Date Title
US3947697A (en) Synchronizing circuit including two flip-flops and circuit means to protect a synchronized signal from an unstable state of the flip-flops
US5808486A (en) Glitch free clock enable circuit
US5128970A (en) Non-return to zero synchronizer
US3764920A (en) Apparatus for sampling an asynchronous signal by a synchronous signal
JPS62245814A (ja) パルス回路
JPH0648431Y2 (ja) トリガ回路
US6531905B1 (en) Flip-flop with metastability reduction
KR100366137B1 (ko) 내부클럭신호발생방법및장치
US4224574A (en) Digital frequency quadrupler
KR960016809B1 (ko) 트리거 마스킹 기능을 갖는 트리거 신호 발생 회로
US6166574A (en) Circuit for turning on and off a clock without a glitch
US4924484A (en) High speed digital counter
US4558457A (en) Counter circuit having improved output response
US7471117B2 (en) Circuit for detecting maximal frequency of pulse frequency modulation and method thereof
JP3662411B2 (ja) トリガ回路
JPH075701Y2 (ja) トリガ検出回路
JP2599759B2 (ja) フリップフロップテスト方式
KR0184153B1 (ko) 주파수 분주 회로
KR200222679Y1 (ko) 입력신호의 상승에지 및 하강에지의 선택적 검출장치
JPH06291615A (ja) インターフェース回路
JPS6233394Y2 (US07709020-20100504-C00041.png)
KR0118634Y1 (ko) 주파수 체배기
JP2543108B2 (ja) 同期パルス発生装置
KR890004865Y1 (ko) 카운터를 이용한 지연단축형 분주회로
US20020050846A1 (en) Method and device for eliminating time delay of an inverted signal