JPH0619251Y2 - 同期回路 - Google Patents
同期回路Info
- Publication number
- JPH0619251Y2 JPH0619251Y2 JP17721285U JP17721285U JPH0619251Y2 JP H0619251 Y2 JPH0619251 Y2 JP H0619251Y2 JP 17721285 U JP17721285 U JP 17721285U JP 17721285 U JP17721285 U JP 17721285U JP H0619251 Y2 JPH0619251 Y2 JP H0619251Y2
- Authority
- JP
- Japan
- Prior art keywords
- voltage
- pulse
- ramp
- circuit
- level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Synchronizing For Television (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17721285U JPH0619251Y2 (ja) | 1985-11-18 | 1985-11-18 | 同期回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17721285U JPH0619251Y2 (ja) | 1985-11-18 | 1985-11-18 | 同期回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6285054U JPS6285054U (enrdf_load_html_response) | 1987-05-30 |
| JPH0619251Y2 true JPH0619251Y2 (ja) | 1994-05-18 |
Family
ID=31118201
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP17721285U Expired - Lifetime JPH0619251Y2 (ja) | 1985-11-18 | 1985-11-18 | 同期回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0619251Y2 (enrdf_load_html_response) |
-
1985
- 1985-11-18 JP JP17721285U patent/JPH0619251Y2/ja not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6285054U (enrdf_load_html_response) | 1987-05-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4127866A (en) | Reference signal generator | |
| JPWO1997007594A1 (ja) | Pll回路及び映像再生装置 | |
| JP2982810B2 (ja) | 信号発生回路 | |
| JPH07264055A (ja) | 周波数ロックドループ | |
| JPH0619251Y2 (ja) | 同期回路 | |
| US5877640A (en) | Device for deriving a clock signal from a synchronizing signal and a videorecorder provided with the device | |
| EP0253402B1 (en) | Sync detection circuit | |
| US4742313A (en) | Phase-locked loop circuit having a mechanism for preventing erroneous operation | |
| US4442384A (en) | Horizontal deflection circuit | |
| JP3439143B2 (ja) | 水平同期回路 | |
| JPH0125011Y2 (enrdf_load_html_response) | ||
| JPH0832447A (ja) | フェイズ・ロックド・ループ回路 | |
| JPS605095B2 (ja) | Pll回路の安定化時間の短縮方法 | |
| JP2558662B2 (ja) | 水平発振周波数安定化回路 | |
| JPH0628382B2 (ja) | 垂直同期信号作成回路 | |
| JPH0218636B2 (enrdf_load_html_response) | ||
| JPH0353050U (enrdf_load_html_response) | ||
| JP2850363B2 (ja) | Pll映像検波装置 | |
| JPS6117588Y2 (enrdf_load_html_response) | ||
| JPS58114587A (ja) | バ−ストロツク基準信号発生回路 | |
| JPH0630297A (ja) | 位相同期回路 | |
| Wilcox | A highly stable integrated sync system | |
| JPH06125253A (ja) | Pll回路 | |
| JPH03165662A (ja) | Pll回路 | |
| JPS62104381A (ja) | 水平afc回路 |