JPH0582089B2 - - Google Patents

Info

Publication number
JPH0582089B2
JPH0582089B2 JP58221558A JP22155883A JPH0582089B2 JP H0582089 B2 JPH0582089 B2 JP H0582089B2 JP 58221558 A JP58221558 A JP 58221558A JP 22155883 A JP22155883 A JP 22155883A JP H0582089 B2 JPH0582089 B2 JP H0582089B2
Authority
JP
Japan
Prior art keywords
circuit
low
pass filter
output
power supply
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58221558A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60114030A (ja
Inventor
Shigeki Saito
Shuji Urabe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NTT Docomo Inc
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
NTT Mobile Communications Networks Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp, NTT Mobile Communications Networks Inc filed Critical Nippon Telegraph and Telephone Corp
Priority to JP58221558A priority Critical patent/JPS60114030A/ja
Publication of JPS60114030A publication Critical patent/JPS60114030A/ja
Publication of JPH0582089B2 publication Critical patent/JPH0582089B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/0802Details of the phase-locked loop the loop being adapted for reducing power consumption
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/197Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
    • H03L7/199Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division with reset of the frequency divider or the counter, e.g. for assuring initial synchronisation
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
JP58221558A 1983-11-25 1983-11-25 間欠発振形周波数シンセサイザ回路 Granted JPS60114030A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58221558A JPS60114030A (ja) 1983-11-25 1983-11-25 間欠発振形周波数シンセサイザ回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58221558A JPS60114030A (ja) 1983-11-25 1983-11-25 間欠発振形周波数シンセサイザ回路

Publications (2)

Publication Number Publication Date
JPS60114030A JPS60114030A (ja) 1985-06-20
JPH0582089B2 true JPH0582089B2 (enrdf_load_stackoverflow) 1993-11-17

Family

ID=16768603

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58221558A Granted JPS60114030A (ja) 1983-11-25 1983-11-25 間欠発振形周波数シンセサイザ回路

Country Status (1)

Country Link
JP (1) JPS60114030A (enrdf_load_stackoverflow)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2710969B2 (ja) * 1988-12-05 1998-02-10 三菱電機株式会社 位相同期ループ装置
JPH03273712A (ja) * 1990-03-22 1991-12-04 Mitsubishi Electric Corp Pll回路
US10778235B2 (en) * 2018-10-28 2020-09-15 Nuvoton Technology Corporation Intermittent tuning of an oscillator

Also Published As

Publication number Publication date
JPS60114030A (ja) 1985-06-20

Similar Documents

Publication Publication Date Title
US6654898B1 (en) Stable clock generation internal to a functional integrated circuit chip
KR940005934B1 (ko) 위상차 검출회로
EP0202072B1 (en) Frequency synthesizer
JP2895342B2 (ja) 移動無線機
JP3313998B2 (ja) 位相同期回路
US6215362B1 (en) Phase-locked loop (PLL) for radio-frequency (RF) signals
KR100339108B1 (ko) 저전압전원용반도체장치
US5359297A (en) VCO power-up circuit for PLL and method thereof
US6173025B1 (en) PLL frequency synthesizer using frequency dividers reset by initial phase difference
US5361044A (en) Phase locked loop frequency synthesizer
JPH11103249A (ja) Pll回路のデッドロック防止回路及びその方法
JPH0582089B2 (enrdf_load_stackoverflow)
US4935707A (en) Current reduction of a synthesizer
US5936473A (en) Clock generator in which external oscillator is disabled after internal PLL becomes locked
JPH04343525A (ja) 周波数合成器を待機モードにする方法およびその装置
US6304147B1 (en) Method and circuit for reduced power consumption in a charge pump circuit
JPS61269421A (ja) 初期位相整合形位相同期ル−プ回路
JP4343246B2 (ja) 周波数シンセサイザおよびこれに用いるチャージポンプ回路
JPH08125527A (ja) 位相同期ループ回路
JP2001144609A (ja) Pllシンセサイザ回路
JPH10173520A (ja) Pll回路
JPH0795065A (ja) 間欠動作周波数シンセサイザ装置
JPH0361371B2 (enrdf_load_stackoverflow)
JP2750580B2 (ja) データ受信機の局部発振方式
JPH08249881A (ja) Pll回路